t" />
參數(shù)資料
型號(hào): AD7679ASTZ
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 15/28頁(yè)
文件大小: 0K
描述: IC ADC 18BIT 570KSPS 48-LQFP
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
位數(shù): 18
采樣率(每秒): 570k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 103mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤(pán)
輸入數(shù)目和類(lèi)型: 1 個(gè)差分,雙極
產(chǎn)品目錄頁(yè)面: 778 (CN2011-ZH PDF)
配用: EVAL-AD7679CBZ-ND - BOARD EVALUATION FOR AD7679
AD7679
Rev. A | Page 22 of 28
RDC/SDIN = 1
INVSCLK = INVSYNC = 0
D17
D16
D2
D1
D0
X
12
3
16
17
18
BUSY
SYNC
SCLK
SDOUT
CS, RD
CNVST
t3
t1
t17
t14
t15
t19
t20
t21
t16
t22
t23
t24
t27
t26
t25
t18
EXT/INT = 0
03085-0-041
Figure 39. Master Serial Data Timing for Reading (Read Previous Conversion during Convert)
SLAVE SERIAL INTERFACE
External Clock
The AD7679 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/INT pin is
held high. In this mode, several methods can be used to read
the data. The external serial clock is gated by CS. When CS and
RD are both low, the data can be read after each conversion or
during the following conversion. The external clock can be
either a continuous or a discontinuous clock. A discontinuous
clock can be either normally high or normally low when
inactive.
show the detailed timing
diagrams of these methods.
While the AD7679 is performing a bit decision, it is important
that voltage transients not occur on digital input/output pins or
degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase because the AD7679 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is
recommended that when an external clock is being provided, it
is a discontinuous clock that toggles only when BUSY is low or,
more importantly, that it does not transition during the latter
half of BUSY high.
External Discontinuous Clock Data Read after
Conversion
This mode is the most recommended of the serial slave modes.
Figure 40 shows the detailed timing diagrams of this method.
After a conversion is complete, indicated by BUSY returning
low, the result of this conversion can be read while both CS and
RD are low. Data is shifted out MSB first with 18 clock pulses,
and is valid on the rising and falling edge of the clock.
Among the advantages of this method, the conversion
performance is not degraded because there are no voltage
transients on the digital interface during the conversion process.
Also, data can be read at speeds up to 40 MHz, accommodating
both slow digital host interface and the fastest serial reading.
Finally, in this mode only, the AD7679 provides a daisy-chain
feature using the RDC/SDIN input pin to cascade multiple
converters together. This feature is useful for reducing
component count and wiring connections when desired (for
instance, in isolated multiconverter applications).
An example of the concatenation of two devices is shown in
Figure 42. Simultaneous sampling is possible by using a
common CNVST signal. It should be noted that the RDC/SDIN
input is latched on the edge of SCLK opposite the one used to
shift out data on SDOUT. Thus, the MSB of the upstream
converter follows the LSB of the downstream converter on the
next SCLK cycle.
相關(guān)PDF資料
PDF描述
AD9226ASTZ IC ADC 12BIT 65MSPS 48-LQFP
MAX9042BEUA+T IC COMPARATOR DUAL 8-UMAX
MAX9052BEUA+T IC COMPARATOR DUAL 8-UMAX
MAX9052BEUA-T IC COMPARATOR DUAL 8-UMAX
AD9248BSTZ-20 IC ADC 14BIT DUAL 20MSPS 64-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7679ASTZ 制造商:Analog Devices 功能描述:IC 18-BIT ADC
AD7679ASTZRL 功能描述:IC ADC 18BIT SAR W/BUFF 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端,雙極
AD7679CB1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
AD767A 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Microprocessor-Compatible 12-Bit D/A Converter
AD767ACHIPS 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Microprocessor-Compatible 12-Bit D/A Converter