- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10187 > AD7658YSTZ-1 (Analog Devices Inc)IC ADC 12BIT 6CH 250KSPS 64LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7658YSTZ-1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 6CH 250KSPS 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 6 |
| 功率耗散（最大）： | 143mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 6 個(gè)單端，雙極 |
| 配用： | EVAL-AD7658CBZ-ND - BOARD EVAL FOR AD7658 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7656-1/AD7657-1/AD7658-1
Rev. D | Page 23 of 32
further CONVST rising edges on any of the CONVST pins are
ignored while BUSY is high.
Data can be read from the AD7656-1/AD7657-1/AD7658-1 via
the parallel data bus with standard CS and RD signals (W/B = 0).
To read the data over the parallel bus, tie SER/PAR SEL low. The
CS and RD input signals are internally gated to enable the
conversion result onto the data bus. The data lines DB0 to DB15
leave their high impedance state when both CS and RD are
logic low.
The CS signal can be permanently tied low, and the RD signal
can be used to access the conversion results. A read operation
can take place after the BUSY signal goes low. The number of
required read operations depends on the number of ADCs that
are simultaneously sampled (see Figure 29). If CONVST A
and CONVST B are simultaneously brought low, four read
operations are required to obtain the conversion results from
V1, V2, V3, and V4. If CONVST A and CONVST C are
simultaneously brought low, four read operations are required
to obtain the conversion results from V1, V2, V5, and V6.
The conversion results are output in ascending order. For
the AD7657-1, DB15 and DB14 contain two leading 0s, and
DB[13:0] output the 14-bit conversion result. For the AD7658-1,
DB[15:12] contain four leading 0s, and DB[11:0] output the
12-bit conversion result.
When using the three CONVST signals to independently
initiate conversions on the three ADC pairs, once a rising edge
occurs on any one CONVST pin to initiate a conversion then any
further CONVST rising edges on any of the CONVST pins are
ignored while BUSY is high.
Although a conversion can be initiated during a read sequence,
it is not recommended practice, because doing so may affect the
performance of the conversion. For the specified performance,
it is recommended to perform the read after the conversion.
For unused input channel pairs, tie the associated CONVST pin
to VDRIVE.
If there is only an 8-bit bus available, the AD7656-1/AD7657-1/
AD7658-1 parallel interface can be configured to operate in byte
mode (W/B = 1). In this configuration, the DB7/HBEN/DCEN
pin takes on its HBEN function. Each channel conversion result
from the AD7656-1/AD7657-1/AD7658-1 can be accessed in
two read operations, with eight bits of data provided on DB15
to DB8 for each of the read operations (see Figure 30). The
HBEN pin determines whether the read operation first accesses
the high byte or the low byte of the 16-bit conversion result. To
always access the low byte first on DB15 to DB8, tie the HBEN
pin low. To always access the high byte first on DB15 to DB8, tie
the HBEN pin high. In byte mode when all three CONVST pins
are pulsed together to initiate simultaneous conversions on all six
ADCs, 12 read operations are necessary to read back the six
16-/14-/12-bit conversion results. DB[6:0] should be left
unconnected in byte mode.
V1
V2
V3
V4
V5
V6
CONVST A,
CONVST B,
CONVST C
BUSY
CS
RD
DATA
tQUIET
t7
t8
t9
t4
t2
t3
t5
t6
tACQ
tCONV
t10
07017-
027
Figure 29. Parallel Interface Timing Diagram (W/B = 0)
LOW BYTE
HIGH BYTE
DB15 TO DB8
CS
RD
t3
t6
t7
t8
t4
t5
t9
07017-
028
Figure 30. Parallel Interface—Read Cycle for Byte Mode of Operation (W/B = 1, HBEN = 0)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467T11B4SD | CONN PLUG 4POS STRAIGHT W/SCKT |
| 15282-18SG-331 | CONN JACK 18POS CABLE SKT |
| VI-26P-CU-F4 | CONVERTER MOD DC/DC 13.8V 200W |
| VI-26N-IW-S | CONVERTER MOD DC/DC 18.5V 100W |
| AD7893BRZ-10REEL7 | IC ADC 12BIT SRL 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7658YSTZ-1-RL | 功能描述:IC ADC 12BIT 6CH 250KSPS 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7658YSTZ-REEL | 功能描述:IC ADC 12BIT 6CH 250KSPS 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD766 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit DSP DACPORT |
| AD7660 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
| AD7660ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:16-BIT, 100KSPS CMOS ADC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。