- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1892 > AD7609BSTZ-RL (Analog Devices Inc)IC DAS W/ADC 18BIT 8CH 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7609BSTZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAS W/ADC 18BIT 8CH 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS），ADC |
| 分辨率（位）： | 18 b |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，并聯(lián)，QSPI?，串行，SPI? |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 2.3 V ~ 5 V，4.75 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD7609
Data Sheet
Rev. A | Page 28 of 36
DIGITAL FILTER
The AD7609 contains an optional digital filter. This digital filter
is a first-order sinc filter. This digital filter should be used in
applications where slower throughput rates are used or where
higher signal-to-noise ratio or dynamic range is desirable. The
oversampling ratio of the digital filter is controlled using the
oversampling pins, OS [2:0] (see Table 9). OS 2 is the MSB
control bit and OS 0 is the LSB control bit. Table 9 provides
the oversampling bit decoding to select the different oversample
rates. The OS pins are latched on the falling edge of BUSY.
This sets the oversampling rate for the next conversion (see
Figure 45). In addition to the oversampling function, the output
result is decimated to 18-bit resolution.
If the OS pins are set to select an OS ratio of 8, the next
CONVST x rising edge takes the first sample for each channel
and the remaining seven samples for all channels are taken with
an internally generated sampling signal. These samples are then
averaged to yield an improvement in SNR performance. Table 9
shows typical SNR performance for both the ±10 V and the
±5 V ranges. As Table 9 indicates, there is an improvement in
SNR as the OS ratio increases. As the OS ratio increases, the
3 dB frequency is reduced and the allowed sampling frequency
is also reduced. In an application where the required sampling
frequency is 10 kSPS, an OS ratio of up to 16 can be used. In
this case, the application sees an improvement in SNR but the
input 3 dB bandwidth is limited to ~6 kHz.
The CONVST A and CONVST B pins must be tied/driven
together when oversampling is turned on. When the over-
sampling function is turned on, the BUSY high time for the
conversion process extends. The actual BUSY high time
depends on the oversampling rate selected; the higher the
oversampling rate, the longer the BUSY high, or total
conversion time, see Table 9.
Figure 46 shows that the conversion time extends as the over-
sampling rate is increased, and the BUSY signal lengthens for the
different oversampling rates. For example, a sampling frequency
of 10 kSPS yields a cycle time of 100 s. Figure 46 shows OS × 2
and OS × 4; for a 10 kSPS example, there is adequate cycle time
to further increase the oversampling rate and yield greater
improvements in SNR performance. In an application where
the initial sampling or throughput rate is at 200 kSPS, for
example, and oversampling is turned on, the throughput rate
must be reduced to accommodate the longer conversion time
and to allow for the read. To achieve the fastest throughput
rate possible when oversampling is turned on, the read can be
performed during the BUSY high time. The falling edge of BUSY
is used to update the output data registers with the new conver-
sion data; therefore, the reading of conversion data should not
occur on this edge. Figure 47 to Figure 53 illustrate the effect of
oversampling on the code spread in a dc histogram plot. As the
oversample rate is increased, the spread of codes is reduced. (In
rate was scaled with OS ratio.)
CONVST A,
CONVST B
BUSY
OS x
tOS_SETUP
tOS_HOLD
CONVERSION N
CONVERSION N + 1
OVERSAMPLE RATE
LATCHED FOR CONVERSION N + 1
09760-
042
Figure 45. OS Pin Timing
Table 9. Oversampling Bit Decoding (100 Hz Input Signal)
OS
[2:0]
OS
Ratio
SNR ±5 V Range
(dB)
SNR ±10 V Range
(dB)
3 dB BW 5 V Range
(kHz)
3 dB BW 10 V
Range (kHz)
Maximum Throughput
CONVST x Frequency (kHz)
000
No OS
90.8
91.5
22
33
200
001
2
93.3
93.9
22
28.9
100
010
4
95.5
96.4
18.5
21.5
50
011
8
98
98.9
11.9
12
25
100
16
100.6
101
6
12.5
101
32
101.8
102
3
6.25
110
64
102.7
102.9
1.5
3.125
111
Invalid
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD760AQ | IC DAC 16BIT W/AMP SRL 28-CDIP |
| AD766AN | IC DAC 16BIT W/REF DSP 16-DIP |
| AD767BD | IC DAC 12BIT W/AMP 24-CDIP |
| AD768AR | IC DAC 16BIT 30MSPS 28-SOIC |
| AD7724ASTZ | IC MOD SIGMA-DELTA DUAL 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD760AN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD760AQ | 功能描述:IC DAC 16BIT W/AMP SRL 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD760SQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter |
| AD7610 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。