參數(shù)資料
型號: AD7608BSTZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 3/32頁
文件大?。?/td> 0K
描述: IC DAS W/ADC 18BIT 8CH 64LQFP
標(biāo)準(zhǔn)包裝: 1,500
類型: 數(shù)據(jù)采集系統(tǒng)(DAS),ADC
分辨率(位): 18 b
采樣率(每秒): 200k
數(shù)據(jù)接口: DSP,MICROWIRE?,并聯(lián),QSPI?,串行,SPI?
電壓電源: 模擬和數(shù)字
電源電壓: 2.3 V ~ 5.25 V,4.75 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(10x10)
包裝: 帶卷 (TR)
Data Sheet
AD7608
Rev. A | Page 11 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
AD7608
TOP VIEW
(Not to Scale)
64 63 62
61
60 59 58
57
V
1G
ND
56 55 54 53 52 51 50 49
V5
V4
V6
V3
V2
V1
PIN 1
V7
V8
V
2G
ND
V
3G
ND
V
4G
ND
V
5G
ND
V
6G
ND
V
7G
ND
V
8G
ND
DB13
DB12
DB11
DB14
V
DRI
V
E
DB1
17 18
19
20
21 22 23
24 25
AG
ND
26
27 28 29 30 31 32
DB2
DB3
DB4
DB5
DB6
DB7/
D
O
UT
A
DB9
DB10
DB8/
D
O
UT
B
AGND
AVCC 1
3
4
FRSTDATA
7
6
5
OS 2
2
8
9
10
12
13
14
15
16
11
DB0
BUSY
CONVST B
CONVST A
RANGE
RESET
RD/SCLK
CS
PAR/SER SEL
OS 1
OS 0
STBY
DECOUPLING CAPACITOR PIN
DATA OUTPUT
POWER SUPPLY
ANALOG INPUT
GROUND PIN
DIGITAL OUTPUT
DIGITAL INPUT
REFERENCE INPUT/OUTPUT
DB15
REFIN/REFOUT
48
46
45
42
43
44
47
41
40
39
37
36
35
34
33
38
AGND
AVCC
REFGND
REFCAPA
AGND
REFCAPB
REFGND
REGCAP
AVCC
REF SELECT
08938-
007
Figure 7. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Type
Mnemonic
Description
1, 37, 38, 48
P
AVCC
Analog Supply Voltage 4.75 V to 5.25 V. This supply voltage is applied to the internal front-end
amplifiers and to the ADC core. These supply pins should be decoupled to AGND.
2, 26, 35,
40, 41, 47
P
AGND
Analog Ground. This pin is the ground reference point for all analog circuitry on the AD7608. All
analog input signals and external reference signals should be referred to these pins. All six of these
AGND pins should connect to the AGND plane of a system.
5, 4, 3
DI
OS [2: 0]
Oversampling Mode Pins. Logic inputs. These inputs are used to select the oversampling ratio. OS 2
is the MSB control bit, while OS 0 is the LSB control bit. See the Digital Filter section for further
details on the oversampling mode of operation and Table 8 for oversampling bit decoding.
6
DI
AA
PAREE
AA
/SER SEL
Parallel/Serial Interface Selection Input. Logic input. If this pin is tied to a logic low, the parallel
interface is selected. If this pin is tied to a logic high, the serial interface is selected. In serial mode,
the
AA
RDEE
AA
/SCLK pin functions as the serial clock input. The DB7/DOUTA and DB8/DOUTB pins function as
serial data outputs. When the serial interface is selected, DB[15:9] and DB[6:0] pins should be tied to
GND.
7
DI
AA
STBYEE
Standby Mode Input. This pin is used to place the AD7608 into one of two power-down modes: standby
mode or shutdown mode. The power-down mode entered depends on the state of the RANGE pin
as shown in Table 7. When in standby mode, all circuitry, except the on-chip reference regulators,
and regulator buffers, is powered down. When in shutdown mode, all circuitry is powered down.
8
DI
RANGE
Analog Input Range Selection. Logic input. The polarity on this pin determines the input range of
the analog input channels. If this pin is tied to a logic high, the analog input range is ±10 V for all
channels. If this pin is tied to a logic low, the analog input range is ±5 V for all channels. A logic
change on this pin has an immediate effect on the analog input range. Changing this pin during
a conversion is not recommended. See the Analog Input section for more details.
9, 10
DI
CONVST A,
CONVST B
Conversion Start Input A, Conversion Start Input B. Logic inputs. These logic inputs are used to
initiate conversions on the analog input channels. For simultaneous sampling of all input channels,
CONVST A and CONVST B can be shorted together and a single convert start signal applied.
Alternatively, CONVST A can be used to initiate simultaneous sampling for V1, V2, V3, and V4, and
CONVST B can be used to initiate simultaneous sampling on the other analog inputs (V5, V6, V7, and
V8). This is only possible when oversampling is not switched on.
When the CONVST A or CONVST B pin transitions from low to high, the front-end track-and-hold
circuitry for their respective analog inputs is set to hold. This function allows a phase delay to be
created inherently between the sets of analog inputs.
相關(guān)PDF資料
PDF描述
AD7609BSTZ-RL IC DAS W/ADC 18BIT 8CH 64LQFP
AD760AQ IC DAC 16BIT W/AMP SRL 28-CDIP
AD766AN IC DAC 16BIT W/REF DSP 16-DIP
AD767BD IC DAC 12BIT W/AMP 24-CDIP
AD768AR IC DAC 16BIT 30MSPS 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7609 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel Differential DAS with 18-Bit
AD7609BSTZ 功能描述:IC DAS 18BIT 8CHANNEL 64-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD7609BSTZ-RL 功能描述:IC DAS W/ADC 18BIT 8CH 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)(DAS) 分辨率(位):16 b 采樣率(每秒):21.94k 數(shù)據(jù)接口:MICROWIRE?,QSPI?,串行,SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(6x6) 包裝:托盤
AD760AN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter
AD760AP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital-to-Analog Converter