- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10233 > AD7356YRUZ-RL (Analog Devices Inc)IC ADC DUAL 12BIT 5MSPS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7356YRUZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/21頁 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 5MSPS 16TSSOP |
| 設計資源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7356 (CN0041) |
| 標準包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 50k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 59mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
AD7356
Rev. A | Page 18 of 20
SERIAL INTERFACE
Figure 30 shows the detailed timing diagram for serial interfacing
to the AD7356. The serial clock provides the conversion clock
and controls the transfer of information from the AD7356
during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track and hold into hold mode,
at which point the analog input is sampled and the bus is taken
out of three-state. The conversion is also initiated at this point
and requires a minimum of 14 SCLKs to complete. Once
13 SCLK falling edges have elapsed, the track and hold goes
back into track on the next SCLK rising edge, as shown in
at Point B. If a 16-bit data transfer is used on the
AD7356, then two trailing zeros appear after the final LSB.
On the rising edge of
CS, the conversion is terminated and
SDATAA and SDATAB go back into three-state. If CS is not
brought high, but is instead held low for an additional 14
SCLK cycles, the data from the conversion on ADC B is output
on SDATAA (see
). Likewise, the data from the
conversion on ADC A is output on SDATAB. In this case, the
SDATA line in use goes back into three-state on the 32nd SCLK
falling edge or the rising edge of
CS, whichever occurs first.
A minimum of 14 serial clock cycles is required to perform
the conversion process and to access data from one conversion
on either data line of the AD7356. CS falling low provides the
leading zero to be read in by the microcontroller or DSP. The
remaining data is then clocked out by subsequent SCLK falling
edges, beginning with a second leading zero. Thus, the first
falling clock edge on the serial clock has the leading zero
provided and also clocks out the second leading zero. The
12-bit result then follows with the final bit in the data transfer
and is valid on the 14th falling edge (having been clocked out on
the previous (13th) falling edge). In applications with a slower
SCLK, it may be possible to read in data on each SCLK rising
edge depending on the SCLK frequency. With a slower SCLK,
the first rising edge, of SCLK after the CS falling edge has the
second leading zero provided, and the 13th rising SCLK edge
has DB0 provided.
CS
SCLK
1
5
13
SDATAA
SDATAB
2 LEADING ZEROS
THREE-
STATE
t4
2
34
t5
t3
tQUIET
t2
THREE-STATE
DB11
DB10
DB2
DB0
t6
t7
t8
0
DB1
DB9
DB8
t9
tACQUISITION
tCONVERT
065
05
-0
24
B
Figure 30. Serial Interface Timing Diagram
CS
SCLK
1
5
15
SDATAA
THREE-
STATE
t4
2
34
16
t5
t3
t2
THREE-
STATE
t6
t7
14
0
ZERO
DB11B
17
2 LEADING ZEROS
t10
32
DB11A
2 LEADING
ZEROS
DB10A
DB9A
ZERO
2 TRAILING ZEROS
ZERO
2 TRAILING ZEROS
06
50
5-
02
5
Figure 31. Reading Data from Both ADCs on One SDATA Line with 32 SCLKs
相關PDF資料 |
PDF描述 |
|---|---|
| SP232EEN-L/TR | IC DVR/RCVR RS232 5V SGL 16NSOIC |
| CS3102A-24-59P | CONN RCPT 14POS BOX MNT W/PINS |
| 15180-7SG-331 | CONN JACK 7POS CABLE SKT |
| AD7853ARZ-REEL | IC ADC 12BIT SRL 200KSPS 24SOIC |
| MS27468T15A19S | CONN RCPT 19POS JAM NUT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7357 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357_09 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC |
| AD7357BCPZ | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 SAR 18-LFCSP-WQ (5x4) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:4.2M 輸入數(shù):2 輸入類型:差分 數(shù)據(jù)接口:SPI，DSP 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數(shù):2 架構:SAR 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.25 V ~ 2.75 V 電壓 - 電源，數(shù)字:2.25 V ~ 2.75 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:18-WQFN 裸露焊盤，CSP 供應商器件封裝:18-LFCSP-WQ（5x4） 標準包裝:1 |
| AD7357BCPZ-RL | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 SAR 18-LFCSP-WQ (5x4) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:4.2M 輸入數(shù):2 輸入類型:差分 數(shù)據(jù)接口:SPI，DSP 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數(shù):2 架構:SAR 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.25 V ~ 2.75 V 電壓 - 電源，數(shù)字:2.25 V ~ 2.75 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:18-WQFN 裸露焊盤，CSP 供應商器件封裝:18-LFCSP-WQ（5x4） 標準包裝:5,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復。