- 您現在的位置：買賣IC網 > PDF目錄10745 > AD73322LARZ (Analog Devices Inc)IC ANALOG FRONT END DUAL 28-SOIC PDF資料下載
參數資料
| 型號： | AD73322LARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 9/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANALOG FRONT END DUAL 28-SOIC |
| 標準包裝： | 27 |
| 位數： | 16 |
| 通道數： | 4 |
| 功率（瓦特）： | 73mW |
| 電壓 - 電源，模擬： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，數字： | 2.7 V ~ 5.5 V |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 28-SOIC W |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD73322L
Rev. A | Page 17 of 48
MCLK
DIVIDER
MCLK
EXTERNAL
SE
RESET
SDIFS
SDI
SERIAL PORT 1
(SPORT 1)
SERIAL REGISTER 1
SCLK
DIVIDER
SCLK
CONTROL
REGISTER
1A
CONTROL
REGISTER
1B
CONTROL
REGISTER
1G
CONTROL
REGISTER
1H
CONTROL
REGISTER
1F
CONTROL
REGISTER
1C
CONTROL
REGISTER
1D
DMCLK INTERNAL
SDOFS1
SDO1
00691-019
8
3
16
8
2
8
CONTROL
REGISTER
1E
MCLK
DIVIDER
MCLK
EXTERNAL
SE
RESET
SDIFS2
SDI2
SERIAL PORT 2
(SPORT 1)
SERIAL REGISTER 2
SCLK
DIVIDER
SCLK
CONTROL
REGISTER
2A
CONTROL
REGISTER
2B
CONTROL
REGISTER
2G
CONTROL
REGISTER
2H
CONTROL
REGISTER
2F
CONTROL
REGISTER
2C
CONTROL
REGISTER
2D
DMCLK INTERNAL
SDOFS
SDO
8
16
8
2
8
CONTROL
REGISTER
2E
Figure 19. SPORT Block Diagram
ANALOG AND DIGITAL GAIN TAPS
The AD73322L features analog and digital feedback paths
between input and output. The amount of feedback is deter-
mined by the gain setting which is programmed in the control
registers. This feature can typically be used for balancing the
effective impedance between input and output when used in
subscriber line interface circuit (SLIC) interfacing.
Analog Gain Tap
The analog gain tap is configured as a programmable
differential amplifier whose input is taken from the ADC’s
input signal path. The output of the analog gain tap is summed
with the output of the DAC. The gain is programmable using
Control Register F (CRF:0-4) to achieve a gain of 1 to +1 in
32 steps with muting being achieved through a separate control
setting (Control Register F Bit 7). The gain increment per step
is 0.0625. The AGT is enabled by powering-up the AGT control
bit in the power control register (CRC:1). When this bit is
set (=1), CRF becomes an AGT control register with CRF:0-4
holding the AGT coefficient, CRF:5 becomes an AGT enable
and CRF:7 becomes an AGT mute control bit.
Control bit CRF:5 connects/disconnects the AGT output to the
summer block at the output of the DAC section while control
bit CRF:7 overrides the gain tap setting with a mute, (zero gain)
setting. Table 10 shows the gain vs. digital setting for the AGT.
In this table, AGT and DGT weights are given for the case of
VFBNx (connected to the sigma-delta modulator’s positive
input) being at a higher potential than VFBPx (connected to the
sigma-delta modulator’s negative input).
Table 10. Analog Gain Tap Settings
AGTC4
AGTC3
AGTC2
AGTC1
AGTC0
Gain (dB)
0
1.00
0
1
0.9375
0
1
0
0.875
0
1
0.8125
0
1
0
0.75
0
1
0.0625
1
0
0.0625
1
0
1
0.875
1
0
0.9375
1
1.00
相關PDF資料 |
PDF描述 |
|---|---|
| MAX934CSE+ | IC COMPARATOR QUAD W/REF 16-SOIC |
| VI-23X-CV-B1 | CONVERTER MOD DC/DC 5.2V 150W |
| AD7730LBRUZ-REEL7 | IC ADC TRANSDUCER BRIDGE 24TSSOP |
| MAX9050BEUK+T | IC COMPARATOR SGL SOT23-5 |
| VI-23W-IW | CONVERTER MOD DC/DC 5.5V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD73322LARZ-REEL | 制造商:Analog Devices 功能描述:DUAL-CHANNEL, 3 V FRONT-END PROCESSOR FOR GENERAL PURPOSE - Tape and Reel |
| AD73322LAST | 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD73322LAST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Tape and Reel |
| AD73322LASTZ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD73322LYR | 制造商:Rochester Electronics LLC 功能描述:SPEECH AND TELEPHONY CODEC I.C. - Bulk 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。