- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11674 > AD598JRZ (Analog Devices Inc)IC LVDT SGNL COND OSC/REF 20SOIC PDF資料下載
參數(shù)資料
| 型號： | AD598JRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LVDT SGNL COND OSC/REF 20SOIC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 信號調(diào)節(jié)器 |
| 輸入類型： | 電壓 |
| 輸出類型： | 電壓 |
| 接口： | LVDT |
| 電流 - 電源： | 15mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 791 (CN2011-ZH PDF) |
AD598
REV. A
–6–
DESIGN PROCEDURE
DUAL SUPPLY OPERATION
Figure 7 shows the connection method with dual
±15 volt power
supplies and a Schaevitz E100 LVDT. This design procedure
can be used to select component values for other LVDTs as
well. The procedure is outlined in Steps 1 through 10 as follows:
1. Determine the mechanical bandwidth required for LVDT
position measurement subsystem, fSUBSYSTEM. For this
example, assume fSUBSYSTEM = 250 Hz.
2. Select minimum LVDT excitation frequency, approximately
10
× f
SUBSYSTEM. Therefore, let excitation frequency = 2.5 kHz.
3. Select a suitable LVDT that will operate with an excitation
frequency of 2.5 kHz. The Schaevitz E100, for instance, will
operate over a range of 50 Hz to 10 kHz and is an eligible
candidate for this example.
4. Determine the sum of LVDT secondary voltages VA and VB.
Energize the LVDT at its typical drive level VPRI as shown in
the manufacturer’s data sheet (3 V rms for the E100). Set the
core displacement to its center position where VA = VB. Mea-
sure these values and compute their sum VA+VB. For the
E100, VA+VB = 2.70 V rms. This calculation will be used
later in determining AD598 output voltage.
5. Determine optimum LVDT excitation voltage, VEXC. With
the LVDT energized at its typical drive level VPRI, set the
core displacement to its mechanical full-scale position and
measure the output VSEC of whichever secondary produces
the largest signal. Compute LVDT voltage transformation
ratio, VTR.
VTR = VPRI/VSEC
For the E100, VSEC = 1.71 V rms for VPRI = 3 V rms.
VTR = 1.75.
The AD598 signal input, VSEC, should be in the range of
1 V rms to 3.5 V rms for maximum AD598 linearity and
minimum noise susceptibility. Select VSEC = 3 V rms. There-
fore, LVDT excitation voltage VEXC should be:
VEXC = VSEC
× VTR = 3 × 1.75 = 5.25 V rms
Check the power supply voltages by verifying that the peak
values of VA and VB are at least 2.5 volts less than the volt-
ages at +VS and –VS.
6. Referring to Figure 7, for VS =
±15 V, select the value of the
amplitude determining component R1 as shown by the curve
in Figure 8.
7. Select excitation frequency determining component C1.
C1 = 35
F Hz/f
EXCITATION
30
20
10
0
0.01
0.1
1
10
100
1000
R1 – k
Vrms
V
EXC
–
V
rms
Figure 8. Excitation Voltage VEXC vs. R1
EXC 1
EXC 2
LEV 1
LEV 2
FREQ 1
FREQ 2
B1 FILT
B2 FILT
OFFSET 1
OFFSET 2
SIG REF
SIG OUT
FEEDBACK
OUT FILT
A1 FILT
A2 FILT
R1
C1
C2
AD598
C3
R2
C4
LVDT
SCHAEVITZ E100
R3
R4
6.8
F
0.1
F
0.1
F
6.8
F
–15V
SIGNAL
REFERENCE
15V
+
–VS
R
L
VOUT
+VS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
16
15
17
18
19
20
NOTE
FOR C1, C2, C3 AND C4 MYLAR
CAPACITORS ARE
RECOMMENDED. CERAMIC
CAPACITORS MAY BE
SUBSTITUTED. FOR R2, R3 AND
R4 USE STANDARD 1%
RESISTORS.
V
A
V
B
V
B
V
A
Figure 7. Interconnection Diagram for Dual Supply Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 221185-2 | CONN PLUG BNC 75 OHM DUAL CRIMP |
| AD698APZ | IC LVDT SIGNAL COND 28-PLCC |
| 221185-8 | CONN PLUG BNC 75 OHM DUAL CRIMP |
| AD693AD | IC SGNL COND 4-20MA TX 20-CDIP |
| AD9824KCPZ | IC CCD SIGNAL PROC 14BIT 48LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD598JRZ | 制造商:Analog Devices 功能描述:Signal Conditioner IC |
| AD598SD/883B | 制造商:Analog Devices 功能描述:LVDT Signal Conditioner 20-Pin SBCDIP 制造商:Analog Devices 功能描述:LVDT IC - Rail/Tube 制造商:Analog Devices 功能描述:MIL LVDT SIG COND 20-CDIP 制造商:Analog Devices 功能描述:IC SIGNAL CONDITIONER 制造商:Analog Devices Inc. 功能描述:Interface - Specialized IC LVDT Signal Conditioner |
| AD598SD/883B-MOOG | 制造商:Analog Devices 功能描述: |
| AD5T | 制造商:Opto 22 功能描述:I/O Module; 5 VDC @ 170 mA; 0 to degC; UL, CSA, CE Certified 制造商:Opto 22 功能描述:I/O MODULE 制造商:Opto 22 功能描述:I/O MODULE; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; No. of Analog Inputs:1; No. of Digital Outputs:1; No. of Outputs:1; Resolution:12 Bits; Signal Input Type:J Thermocouple ;RoHS Compliant: No 制造商:Opto 22 功能描述:Access Module Analog J Thermocouple Input Isolated Ad5T |
| AD6 | 功能描述:保險絲 6A 415V AC / 250V DC RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險絲類型:Fast Acting 保險絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類型:SMD/SMT 系列:485 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。