參數(shù)資料
型號: AD5737ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 22/44頁
文件大?。?/td> 0K
描述: IC DAC QUAD 12BIT CUR 64-LFCSP
標(biāo)準(zhǔn)包裝: 1
設(shè)置時間: 15µs
位數(shù): 12
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸出數(shù)目和類型: 4 電流,單極
采樣率(每秒): *
Data Sheet
AD5737
Rev. C | Page 29 of 44
DAC Control Register
The DAC control register is used to configure each DAC channel. The DAC control register options are shown in Table 22 and Table 23.
Table 22. Programming the DAC Control Register
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
INT_ENABLE CLR_EN OUTEN RSET
DC_DC
R2
R1
R0
1 X = don’t care.
Table 23. DAC Control Register Bit Descriptions
Bit Name
Description
INT_ENABLE
Powers up the dc-to-dc converter, DAC, and internal amplifiers for the selected channel. This bit applies to individual
channels only; it does not enable the output. After setting this bit, it is recommended that a >200 s delay be observed
before enabling the output to reduce the output enable glitch. See Figure 24 for plots of this glitch.
CLR_EN
Per-channel clear enable bit. This bit specifies whether the selected channel is cleared when the CLEAR pin is activated.
0 = channel is not cleared when the part is cleared (default).
1 = channel is cleared when the part is cleared.
OUTEN
Enables or disables the selected output channel.
0 = channel disabled (default).
1 = channel enabled.
RSET
Selects the internal current sense resistor or an external current sense resistor for the selected DAC channel.
0 = external resistor selected (default).
1 = internal resistor selected.
DC_DC
Powers up or powers down the dc-to-dc converter on the selected channel. All dc-to-dc converters can be powered up
simultaneously using the DCDC_ALL bit in the main control register. To power down the dc-to-dc converter, the OUTEN
and INT_ENABLE bits must also be set to 0.
0 = dc-to-dc converter is powered down (default).
1 = dc-to-dc converter is powered up.
R2, R1, R0
Selects the output range to be enabled.
R2
R1
R0
Output Range Selected
0
Reserved
0
1
Reserved
0
1
0
Reserved
0
1
Reserved
1
0
4 mA to 20 mA current range
1
0
1
0 mA to 20 mA current range
1
0
0 mA to 24 mA current range
相關(guān)PDF資料
PDF描述
AD573JD IC ADC 10BIT SAR REG 20-CDIP
AD5744RCSUZ-REEL7 IC DAC QUAD 14BIT 1LSB 32TQFP
AD574AKPZ-REEL IC ADC 12BIT W/REF/CLK 28-PLCC
AD5752AREZ IC DAC DUAL 16BIT SERIAL 24TSSOP
AD5752RBREZ-REEL7 IC DAC DUAL 16BIT SERIAL 24TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5737ACPZ-RL7 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output
AD5737X 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
AD573JD 功能描述:IC ADC 10BIT SAR REG 20-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD573JN 功能描述:IC ADC 10BIT SAR REGISTER 20-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD573JNZ 功能描述:IC ADC 10BIT SAR REGISTER 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6