- 您現在的位置：買賣IC網 > PDF目錄375232 > AD5227BUJZ100-RL72 (Analog Devices, Inc.) 64-Position Up/Down Control Digital Potentiometer PDF資料下載
參數資料
| 型號： | AD5227BUJZ100-RL72 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數字電位計 |
| 英文描述： | 64-Position Up/Down Control Digital Potentiometer |
| 中文描述： | 64工位上/下控制數字電位器 |
| 文件頁數： | 11/16頁 |
| 文件大?。?/td> | 331K |
| 代理商： | AD5227BUJZ100-RL72 |
AD5227
The change of V
WB
is known provided that the AD5227 has not
reached the maximum or minimum scale. If one ignores the
effect of the wiper resistance, the transfer functions can be
simplified as
Rev. 0 | Page 11 of 16
A
WB
V
V
CP
64
+
=
U/D = 1
(3)
A
WB
V
V
CP
64
=
U/D = 0
(4)
Unlike rheostat mode operation where the absolute tolerance is
high, potentiometer mode operation yields an almost ratiometric
function of CP/64 with a relatively small error contributed by
the R
W
term. The tolerance effect is, therefore, almost canceled.
Although the thin film step resistor, R
S
, and CMOS switches
resistance, R
W
, have very different temperature coefficients, the
ratiometric adjustment also reduces the overall temperature
coefficient to 5 ppm/°C except at low value codes where R
W
dominates.
Potentiometer mode operation includes an op amp gain
configuration among others. The A, W, and B terminals can be
input or output terminals and have no polarity constraint
provided that |V
AB
|, |V
WA
|, and |V
WB
| do not exceed V
DD
-to-GND.
DIGITAL INTERFACE
The AD5227 contains a 3-wire serial input interface. The three
inputs are clock (CLK), chip select (CS), and up/down control
(U/D). These inputs can be controlled digitally for optimum
speed and flexibility
When CS is pulled low, a clock pulse increments or decrements
the up/down counter. The direction is determined by the state
of the U/D pin. When a specific state of the U/D remains, the
device continues to change in the same direction under con-
secutive clocks until it comes to the end of the resistance setting.
All digital inputs, CS, CLK, and U/D pins, are protected with a
series input resistor and a parallel Zener ESD structure as
shown in Figure 28.
0
1k
LOGIC
Figure 28. Equivalent ESD Protection Digital Pins
TERMINAL VOLTAGE OPERATION RANGE
The AD5227 is designed with internal ESD protection diodes
(Figure 29), but the diodes also set the boundary of the terminal
operating voltages. Voltage present on Terminal A, B, or W that
exceeds V
DD
by more than 0.5 V is clamped by the diode and,
therefore, elevates V
DD
. There is no polarity constraint between
V
AB
, V
WA
, and V
WB
, but they cannot be higher than V
DD
-to-GND.
POWER-UP AND POWER-DOWN SEQUENCES
Because of the ESD protection diodes, it is important to power
on V
DD
before applying any voltage to Terminals A, B, and W.
Otherwise, the diodes are forward-biased such that V
DD
can be
powered unintentionally and can affect the rest of the system
circuit. Similarly, V
DD
should be powered down last. The ideal
power-on sequence is in the following order: GND, V
DD
, V
A/B/W
,
and digital inputs.
0
V
DD
GND
A
W
B
Figure 29. Maximum Terminal Voltages Set by V
DD
and GND
LAYOUT AND POWER SUPPLY BIASING
It is a good practice to use compact, minimum lead length
layout design. The leads to the input should be as direct as
possible with a minimum conductor length. Ground paths
should have low resistance and low inductance. It is also good
practice to bypass the power supplies with quality capacitors.
Low ESR (equivalent series resistance) 1 μF to 10 μF tantalum
or electrolytic capacitors should be applied at the supplies to
minimize any transient disturbance and filter low frequency
ripple.
Figure 30 illustrates the basic supply bypassing configuration
for the AD5227. The ground pin of the AD5227 is a digital
ground reference that should be joined to the common ground
at a single point to minimize the digital ground bounce.
0
V
DD
V
DD
+
GND
AD5227
C2
10
μ
F
C1
0.1
μ
F
Figure 30. Power Supply Bypassing
相關PDF資料 |
PDF描述 |
|---|---|
| AD5227BUJZ50-R22 | 64-Position Up/Down Control Digital Potentiometer |
| AD5227BUJZ50-RL72 | 64-Position Up/Down Control Digital Potentiometer |
| AD5227EVAL | 64-Position Up/Down Control Digital Potentiometer |
| AD5243 | Dual 256-Position I2C Compatible Digital Potentiometer |
| AD5243BRM10 | Dual 256-Position I2C Compatible Digital Potentiometer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD5227BUJZ10-R2 | 功能描述:IC DGTL POT 10K UP/DN TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5227BUJZ10-R22 | 制造商:AD 制造商全稱:Analog Devices 功能描述:64-Position Up/Down Control Digital Potentiometer |
| AD5227BUJZ10-RL7 | 功能描述:IC DGTL POT UP/DN 10K TSOT23-8 RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數:1 溫度系數:標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5227BUJZ10-RL72 | 制造商:AD 制造商全稱:Analog Devices 功能描述:64-Position Up/Down Control Digital Potentiometer |
| AD5227BUJZ50 | 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 64POS 50KOHM SGL 8PIN TSOT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。