- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375142 > A49LF040A (AMIC Technology Corporation) 4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory PDF資料下載
參數(shù)資料
| 型號： | A49LF040A |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| 中文描述： | 4兆位的CMOS 3.3Volt只低引腳數(shù)快閃記憶體 |
| 文件頁數(shù)： | 7/32頁 |
| 文件大?。?/td> | 622K |
| 代理商： | A49LF040A |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Table 2: LPC Read Cycle
A49LF040
PRELIMINARY (March, 2006, Version 0.1)
6
AMIC Technology, Corp.
1. Field contents are valid on the rising edge of the present clock cycle.
LPC Single-Byte Read Waveforms
LCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
START
ADDRESS
TAR0
TAR1
SYNC
DATA
TAR0
TAR1
LFRAME#
LAD[3:0]
CYCTYPE +
DIR
Clock
Cycle
Field
Name
Field Contents
LAD[3:0]
1
LAD[3:0]
Direction
Comments
1
START
0000
IN
LFRAME must be active (low) for the part to respond. Only the last
start field (before LFRAME transitioning high) should be recognized.
2
CYCTYPE
+ DIR
010X
IN
Indicates the type of cycle. Bits 3:2 must be “01b” for memory cycle.
Bit 1 indicates the type of transfer “0” for Read. Bit 0 is reserved.
3-10
ADDRESS
YYYY
IN
Address Phase for Memory Cycle. LPC protocol supports a 32-bit
address phase. YYYY is one nibble of the entire address. Addresses
are transferred most-significant nibble first. See Table 4 for address
bits definition and Table 5 for valid memory address range.
11
TAR0
1111
IN
Then Float
In this clock cycle, the host has driven the bus to all 1s and then floats
the bus. This is the first part of the bus “turnaround cycle.”
12
TAR1
1111(float)
Float
Then OUT
The A49LF040A takes control of the bus during this cycle.
13
SYNC
0000
OUT
The A49LF040A outputs the value “0000b” indicating that data will be
available during the next clock cycle.
14
DATA
ZZZZ
OUT
This field is the least-significant nibble of the data byte.
15
DATA
ZZZZ
OUT
This field is the most-significant nibble of the data byte.
16
TAR0
1111
OUT
Then Float
In this clock cycle, the A49LF040A drives the bus to all ‘1’s and then
floats the bus. This is the first part of the bus “turnaround cycle”.
17
TAR1
1111(float)
Float
Then IN
Host resumes control of the bus during this cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A49LF040ATL-33 | 4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040ATL-33F | 4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040ATX-33 | 4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040ATX-33F | 4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040TX-33 | 240 x 128 pixel format, LED or EL Backlight |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A49LF040ATL-33 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040ATL-33F | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040ATX-33 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040ATX-33F | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
| A49LF040TL-33 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Low Pin Count Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。