2-54 Revision 13 Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear<" />
參數(shù)資料
型號: A3PE600-2PQG208I
廠商: Microsemi SoC
文件頁數(shù): 128/162頁
文件大?。?/td> 0K
描述: IC FPGA 600000 GATES 208-PQFP
標(biāo)準(zhǔn)包裝: 24
系列: ProASIC3E
RAM 位總計(jì): 110592
輸入/輸出數(shù): 147
門數(shù): 600000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
ProASIC3E DC and Switching Characteristics
2-54
Revision 13
Fully Registered I/O Buffers with Synchronous Enable and
Asynchronous Clear
Figure 2-26 Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear
Enable
CLK
Pad
Out
CLK
Enable
CLR
Data_out
Data
Y
AA
EOUT
DOUT
Core
Array
DQ
DFN1E1C1
E
CLR
DQ
DFN1E1C1
E
CLR
DQ
DFN1E1C1
E
CLR
D_Enable
BB
CC
DD
EE
FF
GG
LL
HH
JJ
KK
CLKBUF
INBUF
TRIBUF
INBUF
CLKBUF
INBUF
Data Input I/O Register with
Active High Enable
Active High Clear
Positive-Edge Triggered
Data Output Register and
Enable Output Register with
Active High Enable
Active High Clear
Positive-Edge Triggered
相關(guān)PDF資料
PDF描述
4-552008-1 CONN CHAMP COVER 50 POS 180 DEG
HSC43DRAN CONN EDGECARD 86POS R/A .100 SLD
EPF10K30AQI208-3N IC FLEX 10KA FPGA 30K 208-PQFP
HSC43DRAH CONN EDGECARD 86POS R/A .100 SLD
552079-1 CONN COVER STR RLF 14POS 180DEG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A3PE600-2PQG896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-2PQG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-2PQG896I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-2PQG896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-FFG256 制造商:Microsemi Corporation 功能描述:FPGA PROASIC3E 600K GATES 193MHZ 130NM 1.5V 256FBGA - Trays