參數(shù)資料
型號(hào): A14100A-PG257C
廠商: Microsemi SoC
文件頁數(shù): 14/90頁
文件大小: 0K
描述: IC FPGA 10K GATES 257-CPGA
標(biāo)準(zhǔn)包裝: 10
系列: ACT™ 3
LAB/CLB數(shù): 1377
輸入/輸出數(shù): 228
門數(shù): 10000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 通孔
工作溫度: 0°C ~ 70°C
封裝/外殼: 257-BCPGA
供應(yīng)商設(shè)備封裝: 257-CPGA(50x50)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 - 13
Equivalent capacitance is calculated by measuring ICC active at a specified frequency and voltage for
each circuit component of interest. Measurements have been made over a range of frequencies at a
fixed value of VCC. Equivalent capacitance is frequency independent so that the results may be used
over a wide range of operating conditions. Equivalent capacitance values are shown in Figure 2-10.
To calculate the active power dissipated from the complete design, the switching frequency of each part
of the logic must be known. EQ 5 shows a piece-wise linear summation over all components.
Power =VCC2 * [(m * CEQM * fm)modules + (n * CEQI * fn) inputs
+ (p * (CEQO+ CL) * fp)outputs
+ 0.5 * (q1 * CEQCR * fq1)routed_Clk1 + (r1 * fq1)routed_Clk1
+ 0.5 * (q2 * CEQCR * fq2)routed_Clk2
+ (r2 * fq2)routed_Clk2 + 0.5 * (s1 * CEQCD * fs1)dedicated_Clk
+ (s2 * CEQCI * fs2)IO_Clk]
EQ 5
Where:
m = Number of logic modules switching at fm
n = Number of input buffers switching at fn
p = Number of output buffers switching at fp
q1 = Number of clock loads on the first routed array clock
q2 = Number of clock loads on the second routed array clock
r1 = Fixed capacitance due to first routed array clock
r2 = Fixed capacitance due to second routed array clock
s1 = Fixed number of clock loads on the dedicated array clock
s2 = Fixed number of clock loads on the dedicated I/O clock
CEQM = Equivalent capacitance of logic modules in pF
CEQI = Equivalent capacitance of input buffers in pF
CEQO = Equivalent capacitance of output buffers in pF
CEQCR = Equivalent capacitance of routed array clock in pF
CEQCD = Equivalent capacitance of dedicated array clock in pF
CEQCI = Equivalent capacitance of dedicated I/O clock in pF
CL = Output lead capacitance in pF
fm = Average logic module switching rate in MHz
fn = Average input buffer switching rate in MHz
fp = Average output buffer switching rate in MHz
fq1 = Average first routed array clock rate in MHz
fq2 = Average second routed array clock rate in MHz
fs1 = Average dedicated array clock rate in MHz
fs2 = Average dedicated I/O clock rate in MHz
Table 2-10 CEQ Values for Microsemi FPGAs
Item
CEQ Value
Modules (CEQM)
6.7
Input Buffers (CEQI)7.2
Output Buffers (CEQO)
10.4
Routed Array Clock Buffer Loads (CEQCR)
1.6
Dedicated Clock Buffer Loads (CEQCD)
0.7
I/O Clock Buffer Loads (CEQCI)
0.9
相關(guān)PDF資料
PDF描述
EP4SGX70HF35I3 IC STRATIX IV FPGA 70K 1152FBGA
EP4SGX70HF35C2 IC STRATIX IV FPGA 70K 1152FBGA
A14100A-1RQ208C IC FPGA 10K GATES 208-PQFP
93AA46BT-I/MS IC EEPROM 1KBIT 2MHZ 8MSOP
205210-2 CONN D-SUB HOUSING PLUG 37POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A14100A-PG257M 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 10K Gates 1377 Cells 100MHz 0.8um Technology 5V 257-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 10K GATES 1377 CELLS 100MHZ 0.8UM 5V 257CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 10K GATES 257-CPGA MIL
A14100A-RQ208C 功能描述:IC FPGA 10K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14100A-RQ208CX40 制造商:Microsemi SOC Products Group 功能描述:ACLA14100A-RQ208CX40 20K GATES FPGA
A14100A-RQ208I 功能描述:IC FPGA 10K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14100A-STDCQ256B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
  • <tfoot id="n8fcp"><tr id="n8fcp"><label id="n8fcp"></label></tr></tfoot>
  • <menuitem id="n8fcp"></menuitem>
  • <form id="n8fcp"></form>
    <dfn id="n8fcp"><pre id="n8fcp"></pre></dfn>