參數(shù)資料
型號: A14100A-PG257C
廠商: Microsemi SoC
文件頁數(shù): 13/90頁
文件大小: 0K
描述: IC FPGA 10K GATES 257-CPGA
標準包裝: 10
系列: ACT™ 3
LAB/CLB數(shù): 1377
輸入/輸出數(shù): 228
門數(shù): 10000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 通孔
工作溫度: 0°C ~ 70°C
封裝/外殼: 257-BCPGA
供應(yīng)商設(shè)備封裝: 257-CPGA(50x50)
Detailed Specifications
2- 12
R e visio n 3
Power Dissipation
P = [ICC standby + Iactive] * VCC * IOL * VOL * N + IOH* (VCC – VOH) * M
EQ 3
where:
ICC standby is the current flowing when no inputs or outputs are changing
Iactive is the current flowing due to CMOS switching.
IOL and IOH are TTL sink/source current.
VOL and VOH are TTL level output voltages.
N is the number of outputs driving TTL loads to VOL.
M equals the number of outputs driving TTL loads to VOH.
An accurate determination of N and M is problematical because their values depend on the design and
on the system I/O. The power can be divided into two components: static and active.
Static Power Component
Microsemi FPGAs have small static power components that result in lower power dissipation than PALs
or PLDs. By integrating multiple PALs/PLDs into one FPGA, an even greater reduction in board-level
power dissipation can be achieved.
The power due to standby current is typically a small component of the overall power. Standby power is
calculated in Table 2-9 for commercial, worst case conditions.
The static power dissipated by TTL loads depends on the number of outputs driving high or low and the
DC load current. Again, this value is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33 V will
generate 42 mW with all outputs driving low, and 140 mW with all outputs driving high. The actual
dissipation will average somewhere between as I/Os switch states with time.
Active Power Component
Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This
component is frequency dependent, a function of the logic and the external I/O. Active power dissipation
results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module
inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs.
An additional component of the active power dissipation is the totem-pole current in CMOS transistor
pairs. The net effect can be associated with an equivalent capacitance that can be combined with
frequency and voltage to represent active power dissipation.
Equivalent Capacitance
The power dissipated by a CMOS circuit can be expressed by EQ 4.
Power (W) = CEQ * VCC
2 * F
EQ 4
Where:
CEQ is the equivalent capacitance expressed in pF.
VCC is the power supply in volts.
F is the switching frequency in MHz.
Table 2-9 Standby Power Calculation
ICC
VCC
Power
2 mA
5.25 V
10.5 mW
相關(guān)PDF資料
PDF描述
EP4SGX70HF35I3 IC STRATIX IV FPGA 70K 1152FBGA
EP4SGX70HF35C2 IC STRATIX IV FPGA 70K 1152FBGA
A14100A-1RQ208C IC FPGA 10K GATES 208-PQFP
93AA46BT-I/MS IC EEPROM 1KBIT 2MHZ 8MSOP
205210-2 CONN D-SUB HOUSING PLUG 37POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A14100A-PG257M 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 10K Gates 1377 Cells 100MHz 0.8um Technology 5V 257-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 10K GATES 1377 CELLS 100MHZ 0.8UM 5V 257CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 10K GATES 257-CPGA MIL
A14100A-RQ208C 功能描述:IC FPGA 10K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 標準包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14100A-RQ208CX40 制造商:Microsemi SOC Products Group 功能描述:ACLA14100A-RQ208CX40 20K GATES FPGA
A14100A-RQ208I 功能描述:IC FPGA 10K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 標準包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14100A-STDCQ256B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC