- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25571 > 9UMS9633BKILFT (INTEGRATED DEVICE TECHNOLOGY INC) 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC48 PDF資料下載
參數(shù)資料
| 型號： | 9UMS9633BKILFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC48 |
| 封裝： | ROHS COMPLIANT, PLASTIC, MLF-48 |
| 文件頁數(shù)： | 18/22頁 |
| 文件大?。?/td> | 209K |
| 代理商： | 9UMS9633BKILFT |
IDTTM/ICSTM Ultra Mobile PC Clock for Industrial Temperature Range
1451—01/20/09
ICS9UMS9633BI
ULTRA MOBILE PC CLOCK FOR INDUSTRIAL TEMPERATURE RANGE
5
Advance Information
MLF Pin Description
PIN #
PIN NAME
TYPE
DESCRIPTION
1
CPU_STOP#
IN
Stops all CPU clocks, except those set to be free running clocks
2
CLKPWRGD#/PD_3.3
IN
This 3.3V LVTTL input is a level sensitive strobe used to determine when latch inputs
are valid and are ready to be sampled. This is an active low input. / Asynchronous
active high input pin used to place the device into a power down state.
3X2
OUT
Crystal output, Nominally 14.318MHz
4
X1
IN
Crystal input, Nominally 14.318MHz.
5
VDDREF_3.3
PWR Power pin for the XTAL and REF clocks, nominal 3.3V
6
REF
OUT
14.318 MHz reference clock.
7
GNDREF
PWR Ground pin for the REF outputs.
8
VDDCORE_3.3
PWR 3.3V power for the PLL core
9FSC_L
IN
Low threshold input for CPU frequency selection. Refer to input electrical
characteristics for Vil_FS and Vih_FS values.
10
TEST_MODE
IN
TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode
while in test mode. Refer to Test Clarification Table.
11
TEST_SEL
IN
TEST_SEL: latched input to select TEST MODE
1 = All outputs are tri-stated for test
0 = All outputs behave normally.
12
SCLK_3.3
IN
Clock pin of SMBus circuitry, 3.3V tolerant.
13
SDATA_3.3
I/O
Data pin for SMBus circuitry, 3.3V tolerant.
14
VDDCORE_3.3
PWR 3.3V power for the PLL core
15
VDDIO_1.5
PWR Power supply for low power differential outputs, nominal 1.5V.
16
DOT96C_LPR
OUT
Complement clock of low power differential pair for 96.00MHz DOT clock. No 50ohm
resistor to GND needed. No Rs needed.
17
DOT96T_LPR
OUT
True clock of low power differential pair for 96.00MHz DOT clock. No 50ohm resistor
to GND needed. No Rs needed.
18
GNDDOT
PWR Ground pin for DOT clock output
19
GNDLCD
PWR Ground pin for LCD clock output
20
LCD100C_LPR
OUT
Complement clock of low power differential pair for LCD100 SS clock. No 50ohm
resistor to GND needed. No Rs needed.
21
LCD100T_LPR
OUT
True clock of low power differential pair for LCD100 SS clock. No 50ohm resistor to
GND needed. No Rs needed.
22
VDDIO_1.5
PWR Power supply for low power differential outputs, nominal 1.5V.
23
VDDCORE_3.3
PWR 3.3V power for the PLL core
24
*CR#0
IN
Clock request for SRC0, 0 = enable, 1 = disable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9UMS9633BFLFT | OTHER CLOCK GENERATOR, PDSO48 |
| 9ZX21501CKLFT | 9ZX SERIES, PLL BASED CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC64 |
| 9ZX21501CKLF | 9ZX SERIES, PLL BASED CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC64 |
| E01-521-FREQ | CRYSTAL OSCILLATOR, CLOCK, 10 MHz - 400 MHz, ECL 100K OUTPUT |
| E13C7D2F-312.500MTR | CRYSTAL OSCILLATOR, CLOCK, 312.5 MHz, LVPECL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9UMS9633BKLF | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9UMS9633BKLFT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9US99/25917 | 制造商:MCM 功能描述:CHEMICAL SPILL KIT LAB SAFETY 制造商:Distributed By MCM 功能描述:Lab Safety Chemical Spill Kit |
| 9US99/8UKR2 | 制造商:MCM 功能描述:CHEMICAL SPILL KIT LAB SAFETY |
| 9UWE0300000 | 制造商:LG Corporation 功能描述:SOLDER,SOLDERING |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。