參數(shù)資料
型號(hào): 952601EFLFT
廠(chǎng)商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): 時(shí)鐘產(chǎn)生/分配
英文描述: 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 0.300 INCH, 0.025 INCH, GREEN, MO-118, SSOP-56
文件頁(yè)數(shù): 23/27頁(yè)
文件大?。?/td> 321K
代理商: 952601EFLFT
5
Integrated
Circuit
Systems, Inc.
ICS952601
0701I—05/04/05
Absolute Max
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Input High Voltage
VIH
3.3 V +/-5%
2
VDD + 0.3
V
Input MID Voltage
VMID
3.3 V +/-5%
1
1.8
V
Input Low Voltage
VIL
3.3 V +/-5%
VSS - 0.3
0.8
V
Input High Current
IIH
VIN = VDD
-5
5
uA
IIL1
VIN = 0 V; Inputs with no pull-
up resistors
-5
uA
IIL2
VIN = 0 V; Inputs with pull-up
resistors
-200
uA
Operating Supply Current
IDD3.3OP
Full Active, CL = Full load;
258
350
mA
all diff pairs driven
29
35
mA
all differential pairs tri-stated
0.3
12
mA
Input Frequency
3
Fi
VDD = 3.3 V
14.31818
MHz
3
Pin Inductance
1
Lpin
7nH
1
CIN
Logic Inputs
5
pF
1
COUT
Output pin capacitance
6
pF
1
CINX
X1 & X2 pins
5
pF
1
Clk Stabilization
1,2
TSTAB
From VDD Power-Up or de-
assertion of PD# to 1st clock
1.8
ms
1,2
Modulation Frequency
Triangular Modulation
30
33
kHz
1
Tdrive_SRC
SRC output enable after
PCI_Stop# de-assertion
15
ns
1
Tdrive_PD#
CPU output enable after
PD# de-assertion
300
us
1
Tfall_Pd#
PD# fall time of
5
ns
1
Trise_Pd#
PD# rise time of
5
ns
2
Tdrive_CPU_Stop#
CPU output enable after
CPU_Stop# de-assertion
10
us
1
Tfall_CPU_Stop#
PD# fall time of
5
ns
1
Trise_CPU_Stop#
PD# rise time of
5
ns
2
SMBus Voltage
VDD
2.7
5.5
V
1
Low-level Output Voltage
VOL
@ IPULLUP
0.4
V
1
Current sinking at VOL = 0.4 V
IPULLUP
4mA
1
SCLK/SDATA
Clock/Data Rise Time
3
TRI2C
(Max VIL - 0.15) to (Min VIH + 0.15)
1000
ns
1
SCLK/SDATA
Clock/Data Fall Time
3
TFI2C
(Min VIH + 0.15) to (Max VIL - 0.15)
300
ns
1
1Guaranteed by design, not 100% tested in production.
2See timing diagrams for timing requirements.
IDD3.3PD
3 Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet ppm frequency
accuracy on PLL outputs.
Input Capacitance
1
Input Low Current
Powerdown Current
Symbol
Parameter
Min
Max
Units
Notes
VDD_A
3.3V Core Supply Voltage
VDD + 0.5V
V
VDD_In
3.3V Logic Input Supply Voltage
GND - 0.5
VDD + 0.5V
V
Ts
Storage Temperature
-65
150
°C
Tambient
Ambient Operating Temp
0
70
°C
Tcase1
Case Temperature 1
115
°C
1
Tcase2
Case Temperature 2
94
°C
2
ESD prot
Input ESD protection human body model
2000
V
1. This case temperature limits the junction temperature to <150 °C for package reliabilty
2. This case temperature limits the junction temperature to <125 °C for long term silicon reliability
相關(guān)PDF資料
PDF描述
952601YGLFT PROC SPECIFIC CLOCK GENERATOR, PDSO56
952601YFLFT PROC SPECIFIC CLOCK GENERATOR, PDSO56
952703BF 217.9 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
952801CFLFT 293.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
952807 MODULAR TERMINAL BLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
952601EGLF 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
952601EGLFT 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類(lèi)型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
952601YFLFT 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor
952601YGLFT 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor
952606PFLF 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Synthesizer Dual 48-Pin SSOP Tube