2006 Teridian Semiconductor Corporation Rev." />
參數(shù)資料
型號: 78P2351-DB/ECLM
廠商: Maxim Integrated Products
文件頁數(shù): 26/42頁
文件大?。?/td> 0K
描述: BOARD DEMO 78P2351 W/OPT MODULE
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
系列: *
78P2351
Single Channel
OC-3/ STM1-E/ E4 LIU
Page: 32 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
ELECTRICAL SPECIFICATIONS (continued)
(Note 1)
0.60
0.55
0.50
0.45
0.40
0.05
-0.05
-0.50
-0.55
-0.60
-0.45
-0.40
(Note 1)
0.35ns
Nominal
Zero Level
(Note 2)
T = 6.43ns
0.1ns
1ns
1.608ns
1ns
0.1ns
1ns
Nominal
Pulse
0.35ns
V
Note 1 – The maximum “steady state” amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into
the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than
0.05V.
Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01
F, to the input of
the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input
signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any
such adjustment should be the same for both masks and should not exceed
±0.05V. This may be checked by removing the input signal again
and verifying that the trace lies with
±0.05V of the nominal zero level of the masks.
Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or
succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish
edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing
signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask,
it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by
several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output
circuits with the same clock signal].
Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed
2ns.
Figure 14 – Mask of a Pulse corresponding to a binary Zero in STM-1/STS-3 mode.
相關(guān)PDF資料
PDF描述
M1RXK-2640K IDC CABLE - MPR26K/MC26F/X
GSM08DRTN-S13 CONN EDGECARD 16POS .156 EXTEND
M3WWK-2606J IDC CABLE - MPL26K/MC26G/MPL26K
GMM08DRTN-S13 CONN EDGECARD 16POS .156 EXTEND
383LX821M450B052VS CAP ALUM 820UF 450V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78P2351-IGT 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Single Channel OC-3/ STM1-E/ E4 LIU
78P2351-IGT/F 功能描述:接口 - 專用 Single Ch OC-3/STM-1e/E4 LIU RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
78P2351-IGTR 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Single Channel OC-3/ STM1-E/ E4 LIU
78P2351-IGTR/F 功能描述:接口 - 專用 Single Ch OC-3/STM-1e/E4 LIU RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
78P2351R 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter