<table id="spmqq"></table>
<big id="spmqq"><form id="spmqq"><label id="spmqq"></label></form></big>
參數(shù)資料
型號: 7513
英文描述: 7513 Group Datasheet Datasheet 1067K/FEB.06.01
中文描述: 7513組數(shù)據(jù)表數(shù)據(jù)表1067K/FEB.06.01
文件頁數(shù): 61/66頁
文件大小: 1067K
代理商: 7513
60
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7513 Group
Table 23 Switching characteristics 1 (V
CC
= 4.0 to 5.5 V, V
SS =
0 V, Ta =
20 to 85
°
C, unless otherwise noted)
Notes1:
When the P4
5
/T
X
D P-channel output disable bit of the UART control register (bit 4 of address 001B
16
) is
0
.
2:
X
OUT
and X
COUT
pins are excluded.
Serial I/O1 clock output
H
pulse width
Serial I/O1 clock output
L
pulse width
Serial I/O1 output delay time
(Note 1)
Serial I/O1 output valid time
(Note 1)
Serial I/O1 clock output rising time
Serial I/O1 clock output falling time
Serial I/O2 clock output
H
pulse width
Serial I/O2 clock output
L
pulse width
Serial I/O2 output delay time
Serial I/O2 output valid time
Serial I/O2 clock output falling time
CMOS output rising time
(Note 2)
CMOS output falling time
(Note 2)
140
30
30
0.2
t
C
(S
CLK2
)
40
30
30
Symbol
Parameter
Limits
Min.
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
t
C
(S
CLK1
)/2
30
t
C
(S
CLK1
)/2
30
30
10
10
Typ.
Max.
t
wH(S
CLK1
)
t
wL(S
CLK1
)
t
d(S
CLK1
T
X
D)
t
v(S
CLK1
T
X
D)
t
r(S
CLK1
)
t
f(S
CLK1
)
t
wH(S
CLK2
)
t
wL(S
CLK2
)
t
d(S
CLK2
S
OUT2
)
t
v(S
CLK2
S
OUT2
)
t
f(S
CLK2
)
t
r(CMOS)
t
f(CMOS)
Table 24 Switching characteristics 2 (V
CC
= 2.2 to 4.0 V, V
SS =
0 V, Ta =
20 to 85
°
C, unless otherwise noted)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
Notes1:
When the P4
5
/T
X
D P-channel output disable bit of the UART control register (bit 4 of address 001B
16
) is
0
.
2:
X
OUT
and X
COUT
pins are excluded.
Serial I/O1 clock output
H
pulse width
Serial I/O1 clock output
L
pulse width
Serial I/O1 output delay time
(Note 1)
Serial I/O1 output valid time
(Note 1)
Serial I/O1 clock output rising time
Serial I/O1 clock output falling time
Serial I/O2 clock output
H
pulse width
Serial I/O2 clock output
L
pulse width
Serial I/O2 output delay time
Serial I/O2 output valid time
Serial I/O2 clock output falling time
CMOS output rising time
(Note 2)
CMOS output falling time
(Note 2)
350
50
50
0.2
t
C
(S
CLK2
)
50
50
50
Symbol
Parameter
Limits
Min.
t
C
(S
CLK1
)/2
50
t
C
(S
CLK1
)/2
50
30
20
20
Max.
t
wH(S
CLK1
)
twL(S
CLK1
)
t
d(S
CLK1
T
X
D)
t
v(S
CLK1
T
X
D)
t
r(S
CLK1
)
t
f(S
CLK1
)
t
wH(S
CLK2
)
t
wL(S
CLK2
)
t
d(S
CLK2
S
OUT2
)
t
v(S
CLK2
S
OUT2
)
t
f(S
CLK2
)
t
r(CMOS)
t
f(CMOS)
Typ.
t
C
(S
CLK2
)/2
160
t
C
(S
CLK2
)/2
160
0
t
C
(S
CLK2
)/2
240
t
C
(S
CLK2
)/2
240
0
相關(guān)PDF資料
PDF描述
75160-101-36 STIFTLEISTE ABTRENNBAR 1REIHIG 36POL
75160-102-36 STIFTLEISTE ABTRENNBAR 1REIHIG 36POL
75160-105-36 STIFTLEISTE ABTRENNBAR 1REIHIG 36POL
75160-301-36 STIFTLEISTE ABTRENNBAR 1REIHIG 36POL
75160-302-36 STIFTLEISTE ABTRENNBAR 1REIHIG 36POL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
75-130 制造商:Zierick Manufacturing Corporation 功能描述:
75130-1213 制造商:MOLEX 功能描述:
75-130477-52S 功能描述:Circular Connector 制造商:amphenol industrial operations 系列:- 包裝:- 零件狀態(tài):有效 連接器類型:- 針腳數(shù):- 外殼尺寸 - 插件:- 外殼尺寸,MIL:- 安裝類型:- 端接:- 緊固類型:- 朝向:- 侵入防護:- 外殼材料,鍍層:- 觸頭鍍層:- 特性:- 觸頭鍍層厚度:- 額定電流:- 電壓 - 額定:- 工作溫度:- 標準包裝:1
75-131018-1G 制造商:Amphenol Corporation 功能描述:75-131018-01G - Bulk
75-131018-1I 制造商:Amphenol Corporation 功能描述:75-131018-01I - Bulk