- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370133 > 74VHC4046MTC (FAIRCHILD SEMICONDUCTOR CORP) CMOS Phase Lock Loop PDF資料下載
參數(shù)資料
| 型號(hào)： | 74VHC4046MTC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | CMOS Phase Lock Loop |
| 中文描述： | PHASE LOCKED LOOP, 12 MHz, PDSO16 |
| 封裝： | 4.40 MM, MO-153, TSSOP-16 |
| 文件頁(yè)數(shù)： | 9/14頁(yè) |
| 文件大?。?/td> | 283K |
| 代理商： | 74VHC4046MTC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Detailed Circuit Description
(Continued)
the capacitor once the capacitor charges up to the thresh-
old of the schmitt trigger the oscillator logic flips the capaci-
tor over and causes the mirror to charge the opposite side
of the capacitor. The output from the internal logic is then
taken to pin 4.
The input to the VCO is a very high impedance CMOS input
and so it will not load down the loop filter, easing the filters
design. In order to make signals at the VCO input accessible
without degrading the loop performance a source follower
transistor is provided. This transistor can be used by con-
necting a resistor to ground and its drain output will follow
the VCO input signal.
An inhibit signal is provided to allow disabling of the VCO
and the source follower. This is useful if the internal VCO is
not being used. A logic high on inhibit disables the VCO and
source follower.
The output of the VCO is a standard high speed CMOS
output with an equivalent LSTTL fanout of 10. The VCO
output is approximately a square wave. This output can ei-
ther directly feed the comparator input of the phase compar-
ators or feed external prescalers (counters) to enable fre-
quency synthesis.
PHASE COMPARATORS
All three phase comparators share two inputs, Signal In and
Comparator In. The Signal In has a special DC bias network
that enables AC coupling of input signals. If the signals are
not AC coupled then this input requires logic levels the
same as standard 74VHC. The Comparator input is a stan-
dard digital input. Both input structures are shown in Figure
3.
The outputs of these comparators are essentially standard
74VHC voltage outputs. (Comparator II is TRI-STATE.)
TL/F/11675-19
FIGURE 3. Logic Diagram for Phase Comparator I and the Common Input Circuit for All Three Comparators
TL/F/11675–20
FIGURE 4. Typical Phase Comparator I. Waveforms
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74VHC4046 | CMOS Phase Lock Loop |
| 74VHC4046M | CMOS Phase Lock Loop |
| 74VHC4046N | 3-Line To 8-Line Decoders/Demultiplexers 16-TSSOP -40 to 85 |
| 74VHC4046MTCX | Code Hopping Encoder 3.5- 13V, -40C to +85C, 8-SOIC 150mil, T/R |
| 74VHC4052 | Analog Multiplexers/Demultiplexers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74VHC4046MTCX | 功能描述:鎖相環(huán) - PLL CMOS Phase-Lock Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| 74VHC4046MTCX_NL | 功能描述:鎖相環(huán) - PLL FINISHED GOOD RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| 74VHC4046MX | 功能描述:鎖相環(huán) - PLL CMOS Phase-Lock Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| 74VHC4046N | 功能描述:鎖相環(huán) - PLL CMOS Phase-Lock Loop RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| 74VHC4046NX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:CMOS Phase Lock Loop |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。