- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375082 > 74LVTH16652 (Fairchild Semiconductor Corporation) Octal Bus Transceivers And Registers With 3-State Outputs 24-PDIP -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LVTH16652 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Octal Bus Transceivers And Registers With 3-State Outputs 24-PDIP -40 to 85 |
| 中文描述： | 低電壓16位收發(fā)器/ 3注冊(cè)態(tài)輸出 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 87K |
| 代理商： | 74LVTH16652 |
7
www.fairchildsemi.com
7
AC Electrical Characteristics
Note 9:
Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
Capacitance
(Note 10)
Note 10:
Capacitance is measured at frequency f
=
1 MHz, per MIL-STD-883, Method 3012.
Symbol
Parameter
T
A
=
40
°
C to
+
85
°
C
C
L
=
50 pF, R
L
=
500
V
CC
=
3.3V
±
0.3V
Min
Max
150
1.3
4.8
1.3
5.1
Units
V
CC
=
2.7V
Min
150
1.3
1.3
Max
f
MAX
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PZL
t
PZH
t
PLZ
t
PHZ
t
PZL
t
PZH
t
PLZ
t
PHZ
t
S
Maximum Clock Frequency
Propagation Delay
CPAB or CPBA to A or B
MHz
5.4
5.6
ns
Propagation Delay
Data to A or B
Propagation Delay
1.0
1.0
1.0
4.5
4.4
4.9
1.0
1.0
1.0
5.1
4.7
5.5
ns
ns
SBA or SAB to A or B
Output Enable Time
1.0
1.0
1.0
4.8
4.9
4.8
1.0
1.0
1.0
5.4
5.8
5.8
ns
OE to A
Output Disable Time
1.6
2.0
5.6
5.4
1.6
2.0
6.1
6.1
ns
OE to A
Output Enable Time
OE to B
1.3
1.3
5.0
4.8
1.3
1.3
5.4
5.4
ns
Output Disable Time
OE to B
Setup Time
1.3
1.3
1.2
5.5
5.6
1.3
1.3
1.5
6.2
6.3
ns
A or B before CPAB or CPBA, Data HIGH
ns
A or B before CPAB or CPBA, Data LOW
A or B before CPAB or CPBA, Data HIGH
A or B before CPAB or CPBA, Data LOW
2.0
0.5
0.5
2.8
0.0
0.5
t
H
Hold Time
ns
t
W
t
OSHL
t
OSLH
Pulse Width
Output to Output Skew (Note 9)
CPAB or CPBA HIGH or LOW
3.3
3.3
ns
1.0
1.0
1.0
1.0
ns
Symbol
Parameter
Conditions
Typical
Units
C
IN
C
I/O
Input Capacitance
Input/Output Capacitance
V
CC
=
Open, V
I
=
0V or V
CC
V
CC
=
3.0V, V
O
=
0V or V
CC
4
8
pF
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVTH16652MEA | Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs |
| 74LVTH16652MTD | Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85 |
| 74LVTH16835 | Low Voltage 18-Bit Universal Bus Driver with 3-STATE Outputs (Preliminary) |
| 74LVTH16835MEA | Low Voltage 18-Bit Universal Bus Driver with 3-STATE Outputs (Preliminary) |
| 74LVTH16835MTD | Low Voltage 18-Bit Universal Bus Driver with 3-STATE Outputs (Preliminary) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVTH16652_ZAB3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74LVTH16652_ZAB3116B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74LVTH16652DGGRE4 | 功能描述:總線收發(fā)器 3.3 V ABT 16-Bit Bus Xcvr/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH16652DGGRG4 | 功能描述:總線收發(fā)器 3.3V ABT 16B Reg Xcvr RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVTH16652DLRG4 | 功能描述:總線收發(fā)器 3.3 V ABT 16-Bit Bus Xcvr/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。