- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375077 > 74LCX573 (Fairchild Semiconductor Corporation) Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LCX573 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
| 中文描述： | 低壓八進(jìn)制鎖存與5V容限輸入和輸出 |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大小： | 553K |
| 代理商： | 74LCX573 |
www.fairchildsemi.com
2
7
Logic Symbol
Connection Diagrams
Pin Assignments for
SOIC, SOP, SSOP, TSSOP
Pad Assignments for DQFN
(Top View)
Pin Descriptions
Truth Table
H
HIGH Voltage
L
LOW Voltage
Z
High Impedance
X
Immaterial
O
0
Previous O
0
before HIGH-to-LOW transition of Latch Enable
Functional Description
The LCX573 contains eight D-type latches with 3-STATE
output buffers. When the Latch Enable (LE) input is HIGH,
data on the D
n
inputs enters the latches. In this condition
the latches are transparent, i.e., a latch output will change
state each time its D input changes. When LE is LOW the
latches store the information that was present on the D
inputs a setup time preceding the HIGH-to-LOW transition
of LE. The 3-STATE buffers are controlled by the Output
Enable (OE) input. When OE is LOW, the buffers are
enabled. When OE is HIGH the buffers are in the high
impedance mode but this does not interfere with entering
new data into the latches.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Pin Names
Description
D
0
–
D
7
LE
Data Inputs
Latch Enable Input
OE
3-STATE Output Enable Input
O
0
–
O
7
3-STATE Latch Outputs
Inputs
Outputs
OE
LE
D
O
n
L
H
H
H
L
H
L
L
L
L
X
O
0
Z
H
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LCX573BQX | Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
| 74LCX573MSA | Octal Buffers And Line Drivers With 3-State Outputs 20-TSSOP -40 to 85 |
| 74LCX573MTC | Octal Buffers And Line Drivers With 3-State Outputs 20-TSSOP -40 to 85 |
| 74LCX573MTCX_NL | Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
| 74LCX573SJ | Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LCX573_04 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:OCTAL D-TYPE LATCH NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS |
| 74LCX573_08 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
| 74LCX573BQX | 功能描述:閉鎖 OCTAL TRANCEIVER(3V) RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LCX573BQX_08 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
| 74LCX573BQX2 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage Octal Latch with 5V Tolerant Inputs and Outputs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。