- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298541 > 74HC4510N (NXP SEMICONDUCTORS) BCD up/down counter PDF資料下載
參數(shù)資料
| 型號： | 74HC4510N |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 計數(shù)器 |
| 英文描述： | BCD up/down counter |
| 中文描述： | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, PDIP16 |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 102K |
| 代理商： | 74HC4510N |
December 1990
2
Philips Semiconductors
Product specication
BCD up/down counter
74HC/HCT4510
FEATURES
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT4510 are high-speed Si-gate CMOS
devices and are pin compatible with the “4510” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT4510 are edge-triggered synchronous
up/down BCD counters with a clock input (CP), an
up/down count control input (UP/DN), an active LOW
count enable input (CE), an asynchronous active HIGH
parallel load input (PL), four parallel inputs (D0 to D3), four
parallel outputs (Q0 to Q3), an active LOW terminal count
output (TC), and an overriding asynchronous master reset
input (MR).
Information on D0 to D3 is loaded into the counter while PL
is HIGH, independent of all other input conditions except
the MR input, which must be LOW. With PL LOW, the
counter changes on the LOW-to-HIGH transition of CP if
CE is LOW. UP/DN determines the direction of the count,
HIGH for counting up, LOW for counting down. When
counting up, TC is LOW when Q0 and Q3 are HIGH and CE
is LOW. When counting down, TC is LOW when Q0 to Q3
and CE are LOW. A HIGH on MR resets the counter (Q0 to
Q3 = LOW) independent of all other input conditions.
Logic equation for terminal count:
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W):
PD =CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC. For HCT the condition is VI = GND to VCC 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay CP to Qn
CL = 15 pF; VCC = 5 V 2123ns
fmax
maximum clock frequency
57
58
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation capacitance per package
notes 1 and 2
50
53
pF
TC = CE . {(UP/DN) . Q
0 .Q3 +(UP/DN) . Q0 .Q1 .Q2 .Q3 }
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HC4510PW | BCD up/down counter |
| 74HC9015D | Nine wide Schmitt trigger buffer/line driver |
| 74HC9015DB | Nine wide Schmitt trigger buffer/line driver |
| 74HC9015N | Nine wide Schmitt trigger buffer/line driver |
| 74HC9015PW | Nine wide Schmitt trigger buffer/line driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC4511D,652 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 BCD TO 7 SEG LATCH DECODR/DEVR RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74HC4511D,653 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 BCD TO 7 SEG LATCH DECODR/DEVR RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| 74HC4511D,653-CUT TAPE | 制造商:NXP 功能描述:74HC4511 Series 6 V Surface Mount BCD to 7-Segment Latch/Decoder/Driver -SOIC-16 |
| 74HC4511D652 | 制造商:NXP Semiconductors 功能描述: |
| 74HC4511DT | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。