- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375070 > 74ALVCH16373TX (FAIRCHILD SEMICONDUCTOR CORP) LATCH|DUAL|8-BIT|AVC/ALVC-CMOS|TSSOP|48PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ALVCH16373TX |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 通用總線功能 |
| 英文描述： | LATCH|DUAL|8-BIT|AVC/ALVC-CMOS|TSSOP|48PIN|PLASTIC |
| 中文描述： | ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| 封裝： | 6.10 MM, MO-153, TSSOP-48 |
| 文件頁(yè)數(shù)： | 3/7頁(yè) |
| 文件大小： | 95K |
| 代理商： | 74ALVCH16373TX |
3
www.fairchildsemi.com
7
Functional Description
The 74ALVCH16373 contains sixteen edge D-type latches
with 3-STATE outputs. The device is byte controlled with
each byte functioning identically, but independent of the
other. Control pins can be shorted together to obtain full
16-bit operation. The following description applies to each
byte. When the Latch Enable (LE
n
) input is HIGH, data on
the I
n
enters the latches. In this condition the latches are
transparent, i.e., a latch output will change state each time
its I input changes. When LE
n
is LOW, the latches store
information that was present on the I inputs a setup time
preceding the HIGH-to-LOW transition on LE
n
. The
3-STATE outputs are controlled by the Output Enable
(OE
n
) input. When OE
n
is LOW the standard outputs are in
the 2-state mode. When OE
n
is HIGH, the standard outputs
are in the high impedance mode but this does not interfere
with entering new data into the latches.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVCH16374 | Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 14-SOIC -40 to 85 |
| 74ALVCH16374T | Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 14-SOIC -40 to 85 |
| 74ALVCH16374TX | FLIP-FLOP|16-BIT|D TYPE|AVC/ALVC-CMOS|TSSOP|48PIN|PLASTIC |
| 74ALVCH245WMX | Low Voltage Bidirectional Transceiver with Bushold |
| 74ALVCH245 | Low Voltage Bidirectional Transceiver with Bushold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVCH16373ZQLR | 功能描述:閉鎖 16B Transp D-Type RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類(lèi)型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ALVCH16373ZRDR | 功能描述:閉鎖 16B Trans D-Type Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類(lèi)型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ALVCH16374 | 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:Low Voltage 16-Bit D-Type Flip-Flop with Bushold |
| 74ALVCH16374DG | 功能描述:觸發(fā)器 3.3V 16-BIT POS D-TYPE 3-S RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74ALVCH16374DGG | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2.5V/3.3V 16-bit edge-triggered D-type flip-flop 3-State |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。