- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375070 > 74ALVCH16374 (Fairchild Semiconductor Corporation) Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 14-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ALVCH16374 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 14-SOIC -40 to 85 |
| 中文描述： | 低電壓16位D類(lèi)觸發(fā)器與Bushold翻牌 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 97K |
| 代理商： | 74ALVCH16374 |
2002 Fairchild Semiconductor Corporation
DS500627
www.fairchildsemi.com
September 2001
Revised February 2002
7
74ALVCH16374
Low Voltage 16-Bit D-Type Flip-Flop with Bushold
General Description
The ALVCH16374 contains sixteen non-inverting D-type
flip-flops with 3-STATE outputs and is intended for bus ori-
ented applications. The device is byte controlled. A buff-
ered clock (CP) and output enable (OE) are common to
each byte and can be shorted together for full 16-bit opera-
tion.
The ALVCH16374 data inputs include active bushold cir-
cuitry, eliminating the need for external pull-up resistors to
hold unused or floating data inputs at a valid logic level.
The 74ALVCH16374 is designed for low voltage (1.65V to
3.6V) V
CC
applications with output compatibility up to 3.6V.
The 74ALVCH16374 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
I
1.65V to 3.6V V
CC
supply operation
I
3.6V tolerant control inputs and outputs
I
Bushold on data inputs eliminates the need for external
pull-up/pull-down resistors
I
t
PD
4.2 ns max for 3.0V to 3.6V V
CC
5.3 ns max for 2.3V to 2.7V V
CC
7.8 ns max for 1.65V to 1.95V V
CC
I
Uses patented noise/EMI reduction circuitry
I
Latch-up conforms to JEDEC JED78
I
ESD performance:
Human body model
>
2000V
Machine model
>
200V
Ordering Code:
Note 1:
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Order Number
Package
Number
MTD48
Package Descriptions
74ALVCH16374T
(Note 1)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVCH16374T | Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs 14-SOIC -40 to 85 |
| 74ALVCH16374TX | FLIP-FLOP|16-BIT|D TYPE|AVC/ALVC-CMOS|TSSOP|48PIN|PLASTIC |
| 74ALVCH245WMX | Low Voltage Bidirectional Transceiver with Bushold |
| 74ALVCH245 | Low Voltage Bidirectional Transceiver with Bushold |
| 74ALVCH245MTC | 3-Line To 8-Line Decoders/Demultiplexers 16-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVCH16374DG | 功能描述:觸發(fā)器 3.3V 16-BIT POS D-TYPE 3-S RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74ALVCH16374DGG | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:2.5V/3.3V 16-bit edge-triggered D-type flip-flop 3-State |
| 74ALVCH16374DGG,112 | 制造商:NXP Semiconductors 功能描述: |
| 74ALVCH16374DGG,118 | 制造商:NXP Semiconductors 功能描述: |
| 74ALVCH16374DGG,51 | 功能描述:觸發(fā)器 3.3V 16-BIT POS RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。