- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360405 > 74ACT652MTC (FAIRCHILD SEMICONDUCTOR CORP) 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TSSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | 74ACT652MTC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TSSOP -40 to 85 |
| 中文描述： | ACT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24 |
| 封裝： | 4.40 MM, MO-153, TSSOP-24 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 89K |
| 代理商： | 74ACT652MTC |
3
www.fairchildsemi.com
7
Functional Description
In the transceiver mode, data present at the HIGH imped-
ance port may be stored in either the A or B register or
both.
The select (SAB, SBA) controls can multiplex stored and
real-time.
The examples in Figure 1 demonstrate the four fundamen-
tal bus-management functions that can be performed with
the Octal bus transceivers and receivers.
Data on the A or B data bus, or both can be stored in the
internal D-type flip-flop by LOW to HIGH transitions at the
appropriate Clock Inputs (CPAB, CPBA) regardless of the
Select or Output Enable Inputs. When SAB and SBA are in
the real time transfer mode, it is also possible to store data
without using the internal D-type flip-flops by simulta-
neously enabling OEAB and OEBA. In this configuration
each Output reinforces its Input. Thus when all other data
sources to the two sets of bus lines are in a HIGH imped-
ance state, each set of bus lines will remain at its last state.
FIGURE 1.
Note A: Real-Time
Transfer Bus B to Bus A
Note B: Real-Time
Transfer Bus A to Bus B
OEAB
L
OEBA
L
CPAB
X
CPBA
X
SAB
X
SBA
L
OEAB
H
OEBA
H
CPAB
X
CPBA
X
SAB
L
SBA
X
Note C: Storage
Note D: Transfer Storage
Data to A or B
OEAB
X
L
L
OEBA
H
X
H
CPAB
CPBA
X
SAB
X
X
X
SBA
X
X
X
OEAB
H
OEBA
L
CPAB
H or L
CPBA
H or L
SAB
H
SBA
H
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ACT652SC | 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 56-BGA MICROSTAR JUNIOR -40 to 85 |
| 74ACT652SPC | Transceiver/Register |
| 74AHC04D-T | CERAMIC CHIP/MIL-PRF-55681 |
| 74AHC04PW-T | CERAMIC CHIP/MIL-PRF-55681 |
| 74AHC1G06GV | LOGIC GATE|INVERTER|AHC-CMOS|TSOP|6PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ACT652MTCX | 功能描述:總線收發(fā)器 Transceiver/Register RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ACT652NS | 制造商:MMI 功能描述: |
| 74ACT652SC | 功能描述:總線收發(fā)器 Transceiver/Register RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ACT652SCX | 功能描述:總線收發(fā)器 Transceiver/Register RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ACT652SPC | 制造商:Rochester Electronics LLC 功能描述:QUAD 2 INPUT NAND GATE (S.O.) - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。