- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360405 > 74ACT652 (Fairchild Semiconductor Corporation) 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TVSOP -40 to 85 PDF資料下載
參數資料
| 型號： | 74ACT652 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TVSOP -40 to 85 |
| 中文描述： | 收發(fā)器/注冊 |
| 文件頁數： | 1/8頁 |
| 文件大?。?/td> | 89K |
| 代理商： | 74ACT652 |
2000 Fairchild Semiconductor Corporation
DS500310
www.fairchildsemi.com
August 1999
Revised September 2000
7
74ACT652
Transceiver/Register
General Description
The ACT652 consists of bus transceiver circuits with D-
type flip-flops, and control circuitry arranged for multiplexed
transmission of data directly from the input bus or from
internal registers. Data on the A or B bus will be clocked
into the registers as the appropriate clock pin goes to the
HIGH logic level. Output Enable pins (OEAB, OEBA) are
provided to control the transceiver function.
Features
I
Independent registers for A and B buses
I
Multiplexed real-time and stored data
I
Outputs source/sink 24 mA
I
TTL-compatible inputs
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
Connection Diagram
Pin Descriptions
FACT
is a trademark of Fairchild Semiconductor Corporation.
Order Number
74ACT652SC
74ACT652MTC
74ACT652SPC
Package Number
M24B
MTC24
N24C
Package Description
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Pin Names
Description
A
0
–
A
7
, B
0
–
B
7
CPAB, CPBA
A and B Inputs/3-STATE Outputs
Clock Inputs
SAB, SBA
Select Inputs
OEAB, OEBA
Output Enable Inputs
相關PDF資料 |
PDF描述 |
|---|---|
| 74ACT652MTC | 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TSSOP -40 to 85 |
| 74ACT652SC | 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 56-BGA MICROSTAR JUNIOR -40 to 85 |
| 74ACT652SPC | Transceiver/Register |
| 74AHC04D-T | CERAMIC CHIP/MIL-PRF-55681 |
| 74AHC04PW-T | CERAMIC CHIP/MIL-PRF-55681 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74ACT652MTCX | 功能描述:總線收發(fā)器 Transceiver/Register RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ACT652NS | 制造商:MMI 功能描述: |
| 74ACT652SC | 功能描述:總線收發(fā)器 Transceiver/Register RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ACT652SCX | 功能描述:總線收發(fā)器 Transceiver/Register RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ACT652SPC | 制造商:Rochester Electronics LLC 功能描述:QUAD 2 INPUT NAND GATE (S.O.) - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。