參數(shù)資料
型號: 74AC11833
廠商: Texas Instruments, Inc.
英文描述: 8-Bit To 9-Bit Parity Bus Transceivers(8位-9位奇偶總線接收傳送器)
中文描述: 8位到第9位奇偶總線收發(fā)器(8位-9位奇偶總線接收傳送器)
文件頁數(shù): 7/8頁
文件大小: 82K
代理商: 74AC11833
PARAMETER
UNIT
A or B
A
OEA or OEB
OEA or OEB
A or B
A or B
PARITY
B or A
PARITY
OEA
ns
ns
ns
ns
ns
CL = 50 pF,
f = 1 MHz
pF
pF
CL = 50 pF,
f = 1 MHz
Outputs enabled
Outputs disabled
Cpd
Power dissipation capacitance per transceiver
54AC11833, 74AC11833
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
7
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
±
0.5 V (unless otherwise noted) (see Note 1)
FROM
(INPUT)
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tPHL
CLK
tPLH
CLR
tPLH
tPHL
NOTE 1: Load circuits and voltage waveforms are shown in Section 1 of Advanced CMOS Logic Data Book, 1990
TO
TA = 25
°
C
MIN
54AC11833
MIN
74AC11833
MIN
(OUTPUT)
MAX
MAX
MAX
ERR
ERR
ns
ns
operating characteristics, V
CC
= 5 V, T
A
= 25
°
C
PARAMETER
TEST CONDITIONS
TYP
87
60
28
8
UNIT
A to B
B to A
A to B
B to A
P
相關(guān)PDF資料
PDF描述
74AC11881 Arithmetic Logic Units/Fuction Generators(算術(shù)邏輯單元/函數(shù)發(fā)生器)
74AC11B TRIPLE 3-INPUT AND GATE
74AC11 TRIPLE 3-INPUT AND GATE
74AC11M TRIPLE 3-INPUT AND GATE
74AC11MTC Triple 3-Input AND Gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74AC11833DW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-Bit Inverting Bus Transceiver
74AC11833NT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-Bit Inverting Bus Transceiver
74AC11853DW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-bit Bus Transceiver
74AC11853NT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-bit Bus Transceiver
74AC11873 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS