- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294128 > 72V285L15TFI9 (INTEGRATED DEVICE TECHNOLOGY INC) 64K X 18 OTHER FIFO, 10 ns, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 72V285L15TFI9 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 64K X 18 OTHER FIFO, 10 ns, PQFP64 |
| 封裝： | STQFP-64 |
| 文件頁數(shù)： | 25/25頁 |
| 文件大小： | 266K |
| 代理商： | 72V285L15TFI9 |
9
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
IDT72V275/72V285 3.3V CMOS SUPERSYNC FIFOTM
32,768 x 18 and 65,536 x 18
Figure 4. Programmable Flag Offset Programming Sequence
Figure 3. Offset Register Location and Default Values
NOTES:
1. The programming method can only be selected at Master Reset.
2. Parallel reading of the offset registers is always permitted regardless of which programming method has been selected.
3. The programming sequence applies to both IDT Standard and FWFT modes.
WCLK
RCLK
X
XX
X
XX
4512 drw 07
LD
0
X
1
0
WEN
0
1
0
X
1
REN
1
0
1
X
0
1
X
SEN
1
X
0
72V275
72V285
Parallel write to registers:
Empty Offset
Full Offset
Parallel read from registers:
Empty Offset
Full Offset
No Operation
Write Memory
Read Memory
No Operation
Serial shift into registers:
30 bits for the 72V275
32 bits for the 72V285
1 bit for each rising WCLK edge
Starting with Empty Offset (LSB)
Ending with Full Offset (MSB)
EMPTY OFFSET REGISTER
17
0
007FH if
LD is LOW at Master Reset,
03FFH if
LD is HIGH at Master Reset
FULL OFFSET REGISTER
17
0
DEFAULT VALUE
007FH if
LD is LOW at Master Reset,
03FFH if
LD is HIGH at Master Reset
14
72V275 (32,768 x 18_BIT)
15
14
15
EMPTY OFFSET REGISTER
17
0
007FH if
LD is LOW at Master Reset,
03FFH if
LD is HIGH at Master Reset
FULL OFFSET REGISTER
17
0
DEFAULT VALUE
007FH if
LD is LOW at Master Reset,
03FFH if
LD is HIGH at Master Reset
15
72V285 (65,536 x 18_BIT)
4512 drw 06
16
15
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 72V3626L15PFG | 256 X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 72V3684L15PF | 16K X 36 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 72V845L15PFI8 | 4K X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 72V805L15PFI9 | 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 72V805L15PF8 | 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 72V285L20PF | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V285L20PF8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 64K x 18 64-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 64KX18 64TQFP - Tape and Reel |
| 72V285L20TF | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V285L20TF8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 64KX18 64TQFP - Tape and Reel |
| 72V291L10PF | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。