- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298505 > 72841L10PF (INTEGRATED DEVICE TECHNOLOGY INC) 4K X 9 BI-DIRECTIONAL FIFO, 6.5 ns, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 72841L10PF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 4K X 9 BI-DIRECTIONAL FIFO, 6.5 ns, PQFP64 |
| 封裝： | TQFP-64 |
| 文件頁數(shù)： | 2/16頁 |
| 文件大小： | 211K |
| 代理商： | 72841L10PF |
10
IDT72801/728211/72821/72831/72841/72851 DUAL CMOS SyncFIFOTM
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9
COMMERCIAL AND INDUSTRIAL
TEMPERATURERANGES
NOTE:
1. tSKEW1 is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for
EFA (EFB) to change during the current clock cycle. If the time
between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than tSKEW1, then
EFA (EFB) may not change state until the next RCLKA (RCLKB)
Figure 6. Read Cycle Timing
tENH
tENS
NO OPERATION
tOLZ
VALID DATA
tSKEW1
(1)
tCLK
tCLKH
tCLKL
tREF
tA
tOE
tOHZ
RCLKA (RCLKB)
RENA1, RENA2
(
RENB1, RENB2)
EFA (EFB)
QA0 - QA8
(QB0 - QB8)
OEA (OEB)
WCLKA (WCLKB)
WENA1 (WENB1)
WENA2 (WENB2)
3034 drw 07
tDS
D0 (First Valid Write)
tSKEW1
D0
D1
D3
D2
D1
tENS
tFRL
(1)
tREF
tA
tOLZ
tOE
tA
WCLKA (WCLKB)
DA0 - DA8
(DB0 - DB8)
WENA2 (WENB2)
(If Applicable)
RCLKA (RCLKB)
EFA (EFB)
RENA1, RENA2
(
RENB1, RENB2)
QA0 - QA8
(QB0 - QB8)
OEA (OEB)
WENA1 (WENB1)
3034 drw 08
tENS
NOTE:
1. When tSKEW1
≥ minimum specification, tFRL = tCLK + tSKEW1
When tSKEW1
< minimum specification, tFRL = 2tCLK + tSKEW1V or tCLK + tSKEW1
The Latency Timings apply only at the Empty Boundary (
EFA, EFB = LOW).
Figure 7. First Data Word Latency Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 72821L15TF8 | 1K X 9 BI-DIRECTIONAL FIFO, 10 ns, PQFP64 |
| 72R99-P | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72R99-M | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72R99-59 | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72R99-49 | 25 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 72841L10PF8 | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72841L10PFG | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72841L10PFG8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 4K x 9 x 2 64-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 4KX9X2 64TQFP - Tape and Reel |
| 72841L10TF | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72841L10TF8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 4K x 9 x 2 64-Pin STQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 4KX9X2 64TQFP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。