- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄234067 > 72805LB15PFI (INTEGRATED DEVICE TECHNOLOGY INC) 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | 72805LB15PFI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 封裝： | TQFP-128 |
| 文件頁數(shù)： | 4/26頁 |
| 文件大?。?/td> | 336K |
| 代理商： | 72805LB15PFI |
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
12
Figure 6. Write Cycle Timing with Single Register-Buffered FF (IDT Standard Mode)
Figure 5. Reset Timing(2)
RS
REN, WEN, LD
PAE
PAF, WXO/
HF, RXO
tRSR
Q0 - Q17
OE = 0
OE = 1
(1)
3139 drw 05
tRSS
CONFIGURATION SETTING
tRSR
FL, RXI, WXI
RCLK, WCLK
FF/IR
tRSF
EF/OR
FWFT Mode
IDT Standard Mode
(3)
(2)
tRSF
tRS
WCLK
D0 - D17
WEN
FF
tCLK
tCLKH
tCLKL
tDS
tENS
tDH
tENH
tWFF
DATA IN VALID
NO OPERATION
RCLK
tSKEW1(1)
REN
3139 drw 06
NOTES:
1. tSKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that
FF will go HIGH during the current clock cycle. If the time between the rising edge
of RCLK and the rising edge of WCLK is less than tSKEW1, then
FF may not change state until the next WCLK edge.
2. Select this mode by setting (
FL, RXI, WXI) = (0,0,0), (0,1,1), (1,0,0) or (1,1,1) during Reset.
NOTES:
1. Single device mode (
FL, RXI, WXI) = (0,0,0), (0,0,1), (0,1,0), (1,0,0), (1,0,1) or (1,1,0). FL, RXI, WXI should be static (tied to VCC or GND).
2. The clocks (RCLK, WCLK) can be free-running asynchronously or coincidentally.
3. After reset, the outputs will be LOW if
OE = 0 and tri-state if OE = 1.
相關PDF資料 |
PDF描述 |
|---|---|
| 7R8FLE232I25 | 4M X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
| 70V658S10BC | 64K X 36 DUAL-PORT SRAM, 10 ns, PBGA256 |
| 7R32FLE211I15 | 16M X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
| 7R8FLE220C15 | 4M X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
| 7R8FLE242C25 | 4M X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 72805LB15PFI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 256 x 18 x 2 128-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 256 X 18 X 2 128TQFP - Tape and Reel |
| 72805LB25BG | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 256 x 18 x 2 121-Pin BGA 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 256 X 18 X 2 121BGA - Rail/Tube |
| 72805LB25BG8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 256 x 18 x 2 121-Pin BGA T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 256 X 18 X 2 121BGA - Tape and Reel |
| 72805LB25PF | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72805LB25PF8 | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復。