- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄222673 > 5962-9317706QZA 16K X 9 OTHER FIFO, 15 ns, CDFP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-9317706QZA |
| 元件分類： | FIFO |
| 英文描述： | 16K X 9 OTHER FIFO, 15 ns, CDFP28 |
| 封裝： | 0.400 INCH, FP-28 |
| 文件頁(yè)數(shù)： | 17/22頁(yè) |
| 文件大小： | 392K |
| 代理商： | 5962-9317706QZA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
4
M672061F
Rev. E–20-Aug-01
Signal Description
Data In (I
0 - I8)
Data inputs for 9 - bit data
Reset (RS)
Reset occurs whenever the Reset (RS) input is taken to a low state. Reset returns both
internal read and write pointers to the first location. A reset is required after power-up
before a write operation can be enabled. Both the Read Enable (R) and Write Enable
(W) inputs must be in the high state during the period shown in Figure 2 (i.e. t
RSS before
the rising edge of RS) and should not change until tRSR after the rising edge of RS.
Otherwise, pulse write (or read) low during the reset operation loads the Programmable
Half Full Flag register from the data Inputs I0-I8 (or data outputs Q0-Q8) (shown in fig-
ure 2). In these two cases the Full Flag and the Programmable Half Full Flag are
reseted to high and the Empty Flag to low.
Figure 1. Reset (no write to Programmable Half Full Flag register)
Notes:
1. EF, FF and HF may change status during reset, but flags will be valid at t
RSC.
2. W and R = VIH around the rising edge of RS.
Figure 2. Reset (write (read) to Programmable Half Full Flag register)
Write Enable (W)
A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set.
Data set-up and hold times must be maintained in the rise time of the leading edge of
the Write Enable (W). Data is stored sequentially in the Ram array, regardless of any
current read operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9458502H5X | 128K X 32 EEPROM 5V MODULE, 250 ns, CPGA66 |
| 5962-9859001MUA | 3.3 V FIXED POSITIVE LDO REGULATOR, 1.5 V DROPOUT, CSFM3 |
| 5962F0324801QXC | Radiation Hardened, 9A, Non-Inverting Power MOSFET Driver |
| 5962F9666301VXC | CAP CERAMIC 6PF 50V C0G 0402 |
| 5962F9666302V9A | CAP CERAMIC 6.2PF 50V C0G 0402 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9317707VNC | 制造商:Atmel Corporation 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 16KX9 28PIN FPAK - Rail/Tube |
| 5962-9317708VNC | 制造商:Atmel Corporation 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 16KX9 28PIN FPAK - Rail/Tube |
| 5962-9317709QNC | 制造商:Atmel Corporation 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 16KX9 28PIN FPAK - Rail/Tube |
| 5962-9317709VNC | 制造商:Atmel Corporation 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 16KX9 28PIN FP - Rail/Tube |
| 5962-9317901MLA | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel/Serial 24-Pin CDIP 制造商:Analog Devices 功能描述:ADC SGL SAR 100KSPS 12-BIT PARALLEL/SERL 24CDIP - Rail/Tube 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 12-BIT SAMPLING ADC IC 制造商:Analog Devices 功能描述:CONVERTER - ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。