- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360257 > 56F802 (飛思卡爾半導(dǎo)體(中國)有限公司) 16-bit Digital Signal Controllers PDF資料下載
參數(shù)資料
| 型號： | 56F802 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | 16-bit Digital Signal Controllers |
| 中文描述： | 16位數(shù)字信號控制器 |
| 文件頁數(shù)： | 11/40頁 |
| 文件大?。?/td> | 2472K |
| 代理商： | 56F802 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Interrupt and Program Control Signals
56F802 Technical Data, Rev. 7
Freescale Semiconductor
11
2.3 Interrupt and Program Control Signals
2.4 Pulse Width Modulator (PWM) Signals
2.5 Serial Communications Interface (SCI) Signals
Table 2-5 Program Control Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
1
RESET
Input
(Schmitt)
Input
Reset
—This input is a direct hardware reset on the processor. When
RESET is asserted low, the controller is initialized and placed in the
Reset state. A Schmitt trigger input is used for noise immunity. When the
RESET pin is deasserted, the initial chip operating mode is latched from
the EXTBOOT pin. The internal reset signal will be deasserted
synchronous with the internal clocks, after a fixed number of internal
clocks.
To ensure complete hardware reset, RESET and TRST should be
asserted together. The only exception occurs in a debugging
environment when a hardware device reset is required and it is
necessary not to reset the OnCE/JTAG module. In this case, assert
RESET, but do not assert TRST.
Table 2-6 Pulse Width Modulator (PWMA) Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
6
PWMA0-5
Output
Tri-stated
PWMA0-5
— These are six PWMA output pins.
1
FAULTA0
Input
(Schmitt)
Input
FAULTA0
—This fault input is used for disabling selected PWMA
outputs in cases where fault conditions originate off-chip.
Table 2-7 Serial Communications Interface (SCI0) Signals
No. of
Pins
Signal
Name
Signal
Type
State During
Reset
Signal Description
1
TXD0
GPIOB0
Output
Input/Ou
tput
Input
Input
Transmit Data (TXD0)
—SCI0 transmit data output
Port B GPIO
—This pin is a General Purpose I/O (GPIO) pin that can
be individually programmed as an input or output pin.
After reset, the default state is SCI output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 57037 | PNT MRKING LYT BLUE INK 1LTR |
| 5703AY | Single Digit LED Numeric Display |
| 5301AHR | Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits |
| 5301AP | Single Digit LED Numeric Display |
| 5303AHR | Single Digit LED Numeric Display |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 56F802_07 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| 56F8023 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| 56F8023_07 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| 56F8025 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| 56F8025_07 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。