參數(shù)資料
型號: 376
廠商: Intel Corp.
英文描述: DIODE SCHOTTKY DUAL-DUAL SERIES 30V 200mW 0.38V-vf 200mA-IFM 1mA-IF 0.2uA-IR SOT-363 3K/REEL
中文描述: 376TM,高性能32位嵌入式處理器
文件頁數(shù): 40/95頁
文件大?。?/td> 1293K
代理商: 376
376 EMBEDDED PROCESSOR
240182–18
NOTE:
Since A
23
is HIGH during automatic communication with coprocessor, A
23
HIGH and M/IO LOW can be used to easily
generate a coprocessor select signal.
Figure 4.3. Physical Memory and I/O Spaces
4.4 Bus Functional Description
The 80376 has separate, parallel buses for data and
address. The data bus is 16 bits in width, and bidi-
rectional. The address bus provides a 24-bit value
using 23 signals for the 23 upper-order address bits
and 2 Byte Enable signals to directly indicate the
active bytes. These buses are interpreted and con-
trolled by several definition signals.
The definition of each bus cycle is given by three
signals: M/IO, W/R and D/C. At the same time, a
valid address is present on the byte enable signals,
BHE and BLE, and the other address signals
A
23
–A
1
. A status signal, ADS, indicates when the
80376 issues a new bus cycle definition and ad-
dress.
Collectively, the address bus, data bus and all asso-
ciated control signals are referred to simply as ‘‘the
bus’’. When active, the bus performs one of the bus
cycles below:
1. Read from memory space
2. Locked read from memory space
3. Write to memory space
4. Locked write to memory space
5. Read from I/O space (or coprocessor)
6. Write to I/O space (or coprocessor)
7. Interrupt acknowledge (always locked)
8. Indicate halt, or indicate shutdown
Table 4.2 shows the encoding of the bus cycle defi-
nition signals for each bus cycle. See
Bus Cycle
Definition Signals
for additonal information.
When the 80376 bus is not performing one of the
activities listed above, it is either Idle or in the Hold
Acknowledge state, which may be detected by ex-
ternal circuitry. The idle state can be identified by the
80376 giving no further assertions on its address
strobe output (ADS) since the beginning of its most
recent bus cycle, and the most recent bus cycle hav-
ing been terminated. The hold acknowledge state is
identified by the 80376 asserting its hold acknowl-
edge (HLDA) output.
The shortest time unit of bus activity is a bus state. A
bus state is one processor clock period (two CLK2
periods) in duration. A complete data transfer occurs
during a bus cycle, composed of two or more bus
states.
40
相關(guān)PDF資料
PDF描述
37LV128-TISN DIODE ZENER SINGLE 200mW 2.7Vz 5mA-Izt 0.0741 20uA-Ir 1 SOD-323 3K/REEL
37LV128-TL DIODE ZENER SINGLE 150mW 2.7Vz 5mA-Izt 0.074 20uA-Ir 1 SOD-523 3K/REEL
37LV128-TP DIODE/SM, ZEN 30V .5MA 0.41W +/-5% SOD-123
37LV128-TSN 36K, 64K, and 128K Serial EPROM Family
37LV128-IL 36K, 64K, and 128K Serial EPROM Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
376 制造商:Pro-Signal 功能描述:; Supply Voltage:28VDC; Lamp Base Type:M
37-6.8 制造商:Distributed By MCM 功能描述:Resistor 1/2W 6.8 Ohm Flameproof, Bag of 20 制造商:MCM 功能描述:1/2 Watt Flameproof Resistors, Resistance: 6.8 Ohm, Tolerance: 5 %, Quantity: 20 per bag
37-6.8K 制造商:Distributed By MCM 功能描述:Resistor 1/2W 6.8K Ohm Flameproof, Bag of 20 制造商:MCM 功能描述:RESISTOR 1/2W 6.8K OHM FLAMPRF20 PER BAG
376/377-1ZM 制造商:Rayovac 功能描述:SILVER ELECTRONIC BTRY 1PK MERCURY FREE