
Mitsubishi Microcomputers
28
2001-5-14 Rev.1.0
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
32170 Group, 32174 Group
Figure 19 Block Diagram of the DMAC
DMA channel 8
Source
Destination
Transfer count
udf
Source
Destination
Transfer count
udf
udf
DMA channel 2
udf
DMA
request
selector
DMA
request
selector
A-D0 conversion completed
DMA channel 0
Software start
MJT (TIN13 input signal)
One DMA0 transfer completed
I
Software start
Software start
Serial I/O0 (reception completed)
Interrupt
request
One DMA2 transfer completed
MJT (TIO8_udf)
MJT (input event bus 2)
MJT (output event bus 0)
MJT (TIN19 input signal)
Software start
MJT (TIN18 input signal)
One DMA1 transfer completed
MJT (output event bus 0)
Software start
Serial I/O0 (transmit buffer empty)
Serial I/O1 (reception completed)
MJT (TIN0 input signal)
DMA channel 1
DMA channel 3
DMA channel 4
Determination block
Transfer count
udf
DMA start
All DMA0 transfer completed (udf)
Serial I/O2 (reception completed)
MJT (TIN20 input signal)
Software start
MJT (TIN1 input signal)
One DMA5 transfer completed
Software start
Software start
Serial I/O3 (transmit buffer empty)
One DMA7 transfer completed
One DMA8 transfer completed
Serial I/O1 (transmit buffer empty)
MJT (TIN8 input signal)
Software start
MJT (TIN2 input signal)
One DMA6 transfer completed
Serial I/O2 (transmit buffer empty)
Software start
MJT (intput event bus 0)
Serial I/O3 (reception completed)
MJT (TIN7 input signal)
udf
DMA channel 7
DMA channel 5
Interrupt
request
DMA channel 6
DMA channel 9
Determination block
DMA start
Internal bus arbitration
DMA
request
selector
udf
DMA
request
selector
Source
Destination
Transfer count
udf
Source
Destination
Transfer count
udf
DMA
request
selector
Source
Destination
Transfer count
udf
Internal bus arbitration
DMA
request
selector
DMA
request
selector
DMA
request
selector
DMA
request
selector
DMA
request
selector
One DMA3 transfer completed
Destination
Source
Source
Source
Source
Source
Destination
Destination
Destination
Destination
Transfer count
Transfer count
Transfer count
Transfer count