- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368957 > 28F004BX-T Quad Network Power Controller for Power-Over-LAN PDF資料下載
參數(shù)資料
| 型號(hào)： | 28F004BX-T |
| 英文描述： | Quad Network Power Controller for Power-Over-LAN |
| 中文描述： | 4兆位（256 × 16。為512k × 8）啟動(dòng)塊閃存系列 |
| 文件頁(yè)數(shù)： | 28/44頁(yè) |
| 文件大?。?/td> | 496K |
| 代理商： | 28F004BX-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
28F400BL-T/B, 28F004BL-T/B
290450–15
Bus
Command
Comments
Operation
Write
Erase
Suspend
Data
e
B0H
Read
Status Register Data.
Toggle OE
Y
or CE
Y
to
update Status Register
Standby
Check SR.7
1
e
Ready
Standby
Check SR.6
1
e
Suspended
Write
Read Array
Data
e
FFH
Read
Read array data from block
other than that being
erased.
Write
Erase Resume
Data
e
D0H
Figure 15. Erase Suspend/Resume Flowchart
4.5 Power Consumption
4.5.1 ACTIVE POWER
With
CE
Y
at a logic-low level and
RP
Y
at a logic-
high level, the device is placed in the active mode.
The device I
CC
current is a maximum of 22 mA at
5 MHz.
4.5.2 AUTOMATIC POWER SAVINGS
Automatic Power Savings (APS) is a low power fea-
ture during active mode of operation. The 4-Mbit
family of products incorporate Power Reduction
Control (PRC) circuitry which basically allows the de-
vice to put itself into a low current state when it is
not being accessed. After data is read from the
memory array, PRC logic controls the device’s pow-
er consumption by entering the APS mode where
typical I
CC
current is 0.8 mA and maximum I
CC
cur-
rent is 2 mA. The device stays in this static state with
outputs valid until a new memory location is read.
4.5.3 STANDBY POWER
With CE
Y
at a logic-high level (V
IH
), and the CUI
read mode, the memory is placed in standby mode
where the maximum I
CC
standby current is 120
m
A
with CMOS input signals. The standby operation dis-
ables much of the device’s circuitry and substantially
reduces device power consumption. The outputs
(DQ
[
0:15
]
or DQ
[
0:7
]
are placed in a high-imped-
ance state independent of the status of the OE
Y
signal. When the 4-Mbit flash family is deselected
during erase or program functions, the devices will
continue to perform the erase or program function
and consume program or erase active power until
program or erase is completed.
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F008S3 | Evaluation Kit/Evaluation System for the MAX5945 |
| 28F008S5 | Evaluation Kit/Evaluation System for the MAX5946A, MAX5946L |
| 28F008SC | 12V PWM Controller with Hot-Swap |
| 28F016S5 | 12V/5V Input Buck PWM Controller |
| 28F200BL-B | 2-MBIT (128K x 16. 256K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F004S3 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| 28F004S5 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| 28F004SC | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| 28F008B3 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE |
| 28F008BE-T/B | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-MBIT (512K X 16. 1024K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。