![](http://datasheet.mmic.net.cn/380000/-PD78F9801_datasheet_16745018/-PD78F9801_11.png)
11
TABLE OF CONTENTS
CHAPTER 1 GENERAL.............................................................................................................................23
1.1
1.2
1.3
1.4
1.5
1.6
1.7
Features.......................................................................................................................................23
Applications................................................................................................................................23
Ordering Information .................................................................................................................24
Pin Configuration (Top View)....................................................................................................25
78K/0S Series Development......................................................................................................27
Block Diagram ............................................................................................................................29
Functions ....................................................................................................................................30
CHAPTER 2 PIN FUNCTIONS...................................................................................................................31
2.1
2.2
List of Pin Functions..................................................................................................................31
Description of Pin Functions ....................................................................................................33
2.2.1
P00 to P07 (Port 0)....................................................................................................................... 33
2.2.2
P10 to P17 (Port 1)....................................................................................................................... 33
2.2.3
P20 to P26 (Port 2)....................................................................................................................... 33
2.2.4
P40 to P47 (Port 4)....................................................................................................................... 34
2.2.5
RESET.......................................................................................................................................... 34
2.2.6
X1, X2........................................................................................................................................... 34
2.2.7
REGC........................................................................................................................................... 34
2.2.8
USBDM......................................................................................................................................... 34
2.2.9
USBDP......................................................................................................................................... 34
2.2.10
V
DD0
, V
DD1
..................................................................................................................................... 34
2.2.11
V
SS0
, V
SS1
...................................................................................................................................... 34
2.2.12
V
PP
(
μ
PD78F9801 only)................................................................................................................ 35
2.2.13
IC (mask ROM model only) .......................................................................................................... 35
Pin Input/Output Circuits and Handling of Unused Pins........................................................36
2.3
CHAPTER 3 CPU ARCHITECTURE..........................................................................................................39
3.1
Memory Space............................................................................................................................39
3.1.1
Internal program memory space .................................................................................................. 41
3.1.2
Internal data memory (internal high-speed RAM) space.............................................................. 41
3.1.3
Special function register (SFR) area ............................................................................................ 41
3.1.4
Data memory addressing ............................................................................................................. 42
Processor Registers...................................................................................................................44
3.2.1
Control registers........................................................................................................................... 44
3.2.2
General-purpose registers............................................................................................................ 47
3.2.3
Special function registers (SFRs)................................................................................................. 48
3.2