![](http://datasheet.mmic.net.cn/380000/-PD789830_datasheet_16744982/-PD789830_180.png)
CHAPTER 14 STANDBY FUNCTION
180
14.2.2 STOP mode
(1)
Setting and operation status of STOP mode
STOP mode is set by executing the STOP instruction.
Cautions 1. When STOP mode is set, the X2 pin is internally pulled up to V
DD0
or V
DD1
to suppress
the current leakage of the oscillation circuit block. Therefore, do not use STOP mode
in a system where the external clock is used as the system clock.
2. Because standby mode can be released by an interrupt request signal, standby mode
is released as soon as it is set if there is an interrupt source whose interrupt request
flag is set and interrupt mask flag is reset. When STOP mode is set, therefore, HALT
mode is set immediately after the STOP instruction has been executed, the wait time
set by the oscillation settling time selection register (OSTS) elapses, and then
operating mode is set.
The operation status in STOP mode is shown in the following table.
Table 14-3. Operation Statuses in STOP Mode
STOP Mode Operation Status While the Main System Clock is Running
Item
While the Subsystem Clock is Running
While the Subsystem Clock is Not Running
Main system clock
Oscillation disabled
CPU
Operation disabled
Port (output latch)
Remains in the state existing before the selection of STOP mode
16-bit timer counter
Operation disabled
8-bit timer counter
Operation disabled
Watch timer
Operation enabled
Note 1
Operation disabled
Watchdog timer
Operation disabled
Clock output circuit
Operation enabled
Note 2
Operation disabled
Serial interface
Operation disabled
LCD controller/driver
Operation enabled
Note 1
Operation disabled
External interrupt
Operation enabled
Note 3
Notes 1.
Operation is enabled while the subsystem clock is selected.
2.
Operation is enabled in the pulse clock output circuit while the subsystem clock is selected.
3.
Maskable interrupt that is not masked