![](http://datasheet.mmic.net.cn/380000/-PD789417_datasheet_16744978/-PD789417_94.png)
94
μ
PD789415, 789416, 789417
Table 8-1. State of the Hardware after a Reset
Hardware
State after reset
Program counter (PC)
Note 1
Loaded with the contents of
the reset vector table (0000H,
0001H)
Stack pointer (SP)
Undefined
Program status word (PSW)
02H
RAM
Data memory
Undefined
Note 2
General-purpose register
Undefined
Note 2
Ports (P0, P2, P4, P5, P8, P9) (output latch)
00H
Port mode registers (PM0, PM2, PM4, PM5, PM8, PM9)
FFH
Pull-up resistor option registers (PU0 to PU2)
00H
Processor clock control register (PCC)
02H
Subsystem clock oscillation mode register (SCKM)
00H
Subclock control register (CSS)
00H
Oscillation settling time selection register (OSTS)
04H
16-bit timer/counter 5
Timer register (TM5)
0000H
Compare register (CR50)
FFFFH
Capture register (TCP5)
Undefined
Mode control register (TMC5)
00H
8-bit timer/event counters 0 to 2
Timer registers (TM0 to TM2)
00H
Compare registers (CR00 to CR20)
Undefined
Mode control registers (TMC0 to TMC2)
00H
Clock timer
Mode control register (WTM)
00H
Watchdog timer
Timer clock selection register (TCL2)
00H
Mode register (WDTM)
00H
A/D converter
Mode register (ADM)
00H
A/D converter input selection register (ADS)
00H
10-bit A/D conversion result register (ADCR)
Undefined
Comparator
Mode register 0 (CMPRM0)
00H
LCD controller/driver
LCD display mode register (LCDM)
00H
LCD port selector (LPS)
00H
LCD clock control register (LCDC)
00H
Serial interface
Mode register (CSIM0)
00H
Asynchronous serial interface mode register (ASIM)
00H
Asynchronous serial interface status register (ASIS)
00H
Baud rate generator control register (BRGC)
00H
Transmission shift register (TXS)
FFH
Reception buffer register (RXB)
Undefined
Interrupts
Request flag registers (IF0, IF1)
00H
Mask flag registers (MK0, MK1)
FFH
External interrupt mode registers (INTM0, INTM1)
00H
Key return mode register (KRM)
00H
Notes 1.
While a reset signal is being input, and during the oscillation settling period, the contents of the PC will
be undefined, while the remainder of the hardware will be the same as after the reset.
2.
In standby mode, the RAM enters the hold state after a reset.