Preliminary Product Information
41
μ
PD789166Y, 789167Y, 789176Y, 789177Y
(2) Buzzer output control register (BZC90)
Based on the count clock (fcl) selected with the count clock selection bits (TCL901 and TCL900), this register
sets a buzzer frequency and controls square wave output.
BZC90 is manipulated using a 1-bit or 8-bit memory manipulation instruction.
A RESET input clears BZC90 to 00H.
Figure 5-13. Format of Buzzer Output Control Register
BZOE90
Buzzer port output control
Disables buzzer port output.
Enables buzzer port output.
Note
0
1
0
0
0
0
BCS902
BCS901
BCS900
BZOE90
BZC90
Symbol
Address
When reset
R/W
FF49H
00H
R/W
6
7
5
4
BCS902
BCS901
BCS900
Buzzer frequency
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
3
2
1
0
fcl = f
X
/2
2
fcl = f
X
/2
6
fcl = f
X
/2
7
fcl = f
XT
fcl/2
4
(78.125 kHz)
fcl/2
5
(39.063 kHz)
fcl/2
8
(4,883 Hz)
fcl/2
9
(2,441 Hz)
fcl/2
10
(1,221 Hz)
fcl/2
11
(610 Hz)
fcl/2
12
(305 Hz)
fcl/2
13
(153 Hz)
fcl/2
4
(4,883 Hz)
fcl/2
5
(2,441 Hz)
fcl/2
8
(305 Hz)
fcl/2
9
(153 Hz)
fcl/2
10
(76 Hz)
fcl/2
11
(38 Hz)
fcl/2
12
(19 Hz)
fcl/2
13
(10 Hz)
fcl/2
4
(2,441 Hz)
fcl/2
5
(1,221 Hz)
fcl/2
8
(153 Hz)
fcl/2
9
(76 Hz)
fcl/2
10
(38 Hz)
fcl/2
11
(19 Hz)
fcl/2
12
(10 Hz)
fcl/2
13
(5 Hz)
fcl/2
4
(2,048 Hz)
fcl/2
5
(1,024 Hz)
fcl/2
8
(128 Hz)
fcl/2
9
(64 Hz)
fcl/2
10
(32 Hz)
fcl/2
11
(16 Hz)
fcl/2
12
(8 Hz)
fcl/2
13
(4 Hz)
Note
When setting BZOE90 to 1, TOE82 must be fixed to 0. (See
Figure 5-20
.)
Cautions 1. Bits 4 to 7 must be fixed to 0.
2. If the subclock is selected as the count clock (TCL901 = 1, TCL900 = 1: see Figure 5-12), the
subclock is not synchronized when buzzer port output is enabled. In this case, the capture
function and TM90 register read function are disabled. In addition, the count value of the
TM90 register is undefined.
Remarks 1.
f
X
: Main system clock oscillation frequency
2.
f
XT
: Subsystem clock oscillation frequency
3.
The parenthesized values apply to operation at f
X
= 5.0 MHz or f
XT
= 32.768 kHz.