![](http://datasheet.mmic.net.cn/380000/-PD784928Y_datasheet_16744934/-PD784928Y_41.png)
41
CHAPTER 1 FEATURES OF 78K/IV SERIES PRODUCTS
(2)
μ
PD784054, 784054(A), (A1), (A2)
Product Name
μ
PD784054, 784054(A), (A1), (A2)
Item
Number of basic instructions (mnemonics)
113
General registers
8 bits
×
16 registers
×
8 banks or 16 bits
×
8 registers
×
8 banks (memory mapped)
Minimum instruction execution time
125 ns (at internal clock 16-MHz operation) ......
μ
PD784054
160 ns (at internal clock 12.5-MHz operation)...
μ
PD784054(A)
200 ns (at internal clock 10-MHz operation) ......
μ
PD784054(A1), (A2)
On-chip memory capacity
32 Kbytes (Mask ROM)
RAM
1,024 bytes
Memory space
1 Mbyte total both programs and data
I/O port
Total
64
Input
17
Input/Output
47
Pin with pull-up resistor
29
Timer
Timer 0:
(16-bit)
Timer register
×
1
Capture/compare register
×
4
Pulse output capability
Toggle output
Set/Reset output
Timer 1:
(16-bit)
Timer register
×
1
Compare register
×
2
Pulse output capability
Toggle output
Set/Reset output
Timer 4:
(16-bit)
Timer register
×
1
Compare register
×
2
A/D converter
10-bit resolution
×
16 channels (AV
DD
= 4.5 to 5.5 V)
Serial interface
UART/IOE (3-wire serial I/O): 2 channels (on-chip baud rate generator)
Watchdog timer
1 channel
Interrupt
Hardware sources
23 (internal: 19, external: 8 (compatible with internal: 4))
Software sources
BRK instruction, BRKCS instruction, operand error
Non-maskable
Internal: 1, external: 1
Maskable
Internal: 18, external: 7 (compatible with internal: 4)
4-level programmable priority
3 processing modes (vectored interrupt, macro service, context switching)
Bus sizing function
8-bit/16-bit external data bus selectable
Standby function
HALT/STOP/IDLE mode/standby invalid function mode
Power supply voltage
V
DD
= 4.0 to 5.5 V
Package
80-pin plastic QFP (14
×
14 mm)
Note
The pins with additional functions are included in the I/O pins.
ROM
Additional
function pin
Note