
18
LIST OF FIGURES (1/5)
Figure No.
Title
Page
3-1.
Pin Input/Output Circuits............................................................................................................................54
4-1.
4-2.
4-3.
4-4.
4-5.
4-6.
4-7.
4-8.
4-9.
4-10.
4-11.
4-12.
Memory Map (
μ
PD789196Y and
μ
PD789216Y)........................................................................................55
Memory Map (
μ
PD789197Y and
μ
PD789217Y)........................................................................................56
Memory Map (
μ
PD78F9197Y and
μ
PD78F9217Y)....................................................................................57
Data Memory Addressing Modes (
μ
PD789196Y and
μ
PD789216Y).........................................................59
Data Memory Addressing Modes (
μ
PD789197Y and
μ
PD789217Y).........................................................60
Data Memory Addressing Modes (
μ
PD78F9197Y and
μ
PD78F9217Y) ....................................................61
Program Counter Configuration.................................................................................................................62
Program Status Word Configuration..........................................................................................................62
Stack Pointer Configuration .......................................................................................................................64
Data to be Saved to Stack Memory ...........................................................................................................64
Data to be Restored from Stack Memory...................................................................................................64
General-Purpose Register Configuration...................................................................................................65
5-1.
5-2.
Block Diagram of EEPROM .......................................................................................................................79
Format of EEPROM Write Control Register 0............................................................................................80
6-1.
6-2.
6-3.
6-4.
6-5.
6-6.
6-7.
6-8.
6-9.
6-10.
6-11.
6-12.
6-13.
6-14.
6-15.
6-16.
6-17.
Port Types..................................................................................................................................................85
Block Diagram of P00 to P05.....................................................................................................................87
Block Diagram of P10 and P11..................................................................................................................88
Block Diagram of P20 ................................................................................................................................89
Block Diagram of P21 ................................................................................................................................90
Block Diagram of P22 and P25..................................................................................................................91
Block Diagram of P23 and P24..................................................................................................................92
Block Diagram of P26 ................................................................................................................................93
Block Diagram of P30 ................................................................................................................................94
Block Diagram of P31 and P32..................................................................................................................95
Block Diagram of P33 ................................................................................................................................96
Block Diagram of P50 to P53.....................................................................................................................97
Block Diagram of P60 to P67.....................................................................................................................98
Format of Port Mode Register..................................................................................................................101
Format of Pull-Up Resistor Option Register 0..........................................................................................101
Format of Pull-Up Resistor Option Register B2 .......................................................................................102
Format of Pull-Up Resistor Option Register B3 .......................................................................................102
7-1.
7-2.
7-3.
Block Diagram of Clock Generation Circuit..............................................................................................106
Format of Processor Clock Control Register............................................................................................107
Format of Suboscillation Mode Register..................................................................................................108