
12
CHAPTER 4 CPU ARCHITECTURE.........................................................................................................55
4.1 Memory Space............................................................................................................................55
4.1.1
Internal program memory space..................................................................................................58
4.1.2
Internal data memory (internal high-speed RAM) space.............................................................59
4.1.3
Special function register (SFR) area ...........................................................................................59
4.1.4
Data memory addressing ............................................................................................................59
4.2 Processor Registers ..................................................................................................................62
4.2.1
Control registers..........................................................................................................................62
4.2.2
General-purpose registers...........................................................................................................65
4.2.3
Special function register (SFR) ...................................................................................................66
4.3 Instruction Address Addressing ..............................................................................................70
4.3.1
Relative addressing.....................................................................................................................70
4.3.2
Immediate addressing.................................................................................................................71
4.3.3
Table indirect addressing............................................................................................................72
4.3.4
Register addressing ....................................................................................................................72
4.4 Operand Address Addressing..................................................................................................73
4.4.1
Direct addressing ........................................................................................................................73
4.4.2
Short direct addressing ...............................................................................................................74
4.4.3
Special function register (SFR) addressing.................................................................................75
4.4.4
Register addressing ....................................................................................................................76
4.4.5
Register indirect addressing........................................................................................................77
4.4.6
Based addressing........................................................................................................................78
4.4.7
Stack addressing.........................................................................................................................78
CHAPTER 5 EEPROM...............................................................................................................................79
5.1 EEPROM Functions ...................................................................................................................79
5.2 EEPROM Configuration.............................................................................................................79
5.3 EEPROM Control Register ........................................................................................................79
5.4 EEPROM Reading ......................................................................................................................81
5.5 EEPROM Writing ........................................................................................................................82
5.6 EEPROM Control-Related Interrupt..........................................................................................82
5.7 Cautions Related to EEPROM Writing .....................................................................................83
CHAPTER 6 PORT FUNCTIONS..............................................................................................................85
6.1 Port Functions............................................................................................................................85
6.2 Port Configuration .....................................................................................................................87
6.2.1
Port 0...........................................................................................................................................87
6.2.2
Port 1...........................................................................................................................................88
6.2.3
Port 2...........................................................................................................................................89
6.2.4
Port 3...........................................................................................................................................94
6.2.5
Port 5...........................................................................................................................................97
6.2.6
Port 6...........................................................................................................................................98