25
LIST OF FIGURES (2/7)
Figure No.
Title
Page
6-18
6-19
Format of Memory Extension Mode Register .....................................................................
Format of Key Return Mode Register .................................................................................
153
154
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
Block Diagram of Clock Generation Circuit ........................................................................
Feedback Resistor of Subsystem Clock .............................................................................
Format of Processor Clock Control Register ......................................................................
External Circuit of Main System Clock Oscillation Circuit .................................................
External Circuit of Subsystem Clock Oscillation Circuit.....................................................
Incorrect Examples of Resonator Connection ....................................................................
Stopping Main System Clock...............................................................................................
Switching between System Clock and CPU Clock.............................................................
158
159
160
162
162
163
168
171
8-1
8-2
8-3
8-4
8-5
8-6
8-7
8-8
8-9
8-10
8-11
8-12
8-13
8-14
8-15
Block Diagram of 16-Bit Timer/Event Counter (Timer Mode) ............................................
Block Diagram of 16-Bit Timer/Event Counter (PWM Mode) ............................................
Block Diagram of 16-Bit Timer/Event Counter Output Control Circuit ..............................
Format of Timer Clock Select Register 0............................................................................
Format of 16-Bit Timer Mode Control Register ..................................................................
Format of 16-Bit Timer Output Control Register ................................................................
Format of Port Mode Register 3..........................................................................................
Format of External Interrupt Mode Register .......................................................................
Format of Sampling Clock Select Register.........................................................................
Configuration of Interval Timer ............................................................................................
Interval Timer Operation Timing..........................................................................................
Example of Configuration of D/A Converter Using PWM Output ......................................
Example of Application Circuit (TV Tuner) .........................................................................
Configuration of Pulse Width Measurement by Free Running ..........................................
Pulse Width Measurement Timing by Free Running
(with both rising and falling edges specified) .....................................................................
Pulse Width Measurement Timing by Restarting Timer
(with both rising and falling edges specified) .....................................................................
Configuration of External Event Counter ............................................................................
External Event Counter Operation Timing
(with rising edge specified) ..................................................................................................
Square Wave Output Timing ...............................................................................................
Start Timing of 16-Bit Timer Register .................................................................................
Timing after Changing Value of Compare Register during Timer Count Operation.........
Data Hold Timing of Capture Register................................................................................
Operation Timing of OVF0 Flag ..........................................................................................
177
178
179
182
183
184
185
186
187
188
189
191
191
192
193
8-16
194
195
8-17
8-18
196
196
197
197
198
198
8-19
8-20
8-21
8-22
8-23
9-1
9-2
9-3
9-4
Block Diagram of 8-Bit Timer/Event Counter......................................................................
Block Diagram of 8-Bit Timer/Event Counter Output Control Circuit 1 .............................
Block Diagram of 8-Bit Timer/Event Counter Output Control Circuit 2 .............................
Format of Timer Clock Select Register 1............................................................................
203
204
204
207