參數(shù)資料
型號： XRT75VL00IV
廠商： Exar Corporation
文件頁數(shù)： 45/50頁
文件大?。?/td> 0K
描述： IC LIU E3/DS3/STS-1 1CH 52TQFP
標(biāo)準(zhǔn)包裝： 96
類型： 線路接口裝置（LIU）
驅(qū)動(dòng)器/接收器數(shù)： 1/1
規(guī)程： DS3，E3，STS-1
電源電壓： 3.135 V ~ 3.465 V
安裝類型： 表面貼裝
封裝/外殼： 52-LQFP
供應(yīng)商設(shè)備封裝： 52-TQFP（10x10）
包裝： 托盤
XRT75VL00
II
REV. 1.0.6
E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
5.1.1 INTERFERENCE TOLERANCE: ................................................................................................................................ 28
FIGURE 17. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1................................................................................................ 29
FIGURE 18. INTERFERENCE MARGIN TEST SET UP FOR E3. ............................................................................................................ 29
TABLE 9: INTERFERENCE MARGIN TEST RESULTS ........................................................................................................................... 30
5.2 CLOCK AND DATA RECOVERY: .................................................................................................................. 30
5.3 B3ZS/HDB3 DECODER: ................................................................................................................................ 30
5.4 LOS (LOSS OF SIGNAL) DETECTOR: ......................................................................................................... 30
5.4.1 DS3/STS-1 LOS CONDITION: .................................................................................................................................... 30
TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF REQEN (DS3 AND STS-1
APPLICATIONS) ............................................................................................................................................................... 31
DISABLING ALOS/DLOS DETECTOR: ........................................................................................................... 31
5.4.2 E3 LOS CONDITION:.................................................................................................................................................. 31
FIGURE 19. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775.......................................................................................... 31
FIGURE 20. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775. ......................................................................................... 32
5.4.3 MUTING THE RECOVERED DATA WITH LOS CONDITION:................................................................................... 32
6.0 JITTER: ................................................................................................................................................ 33
6.1 JITTER TOLERANCE - RECEIVER: .............................................................................................................. 33
FIGURE 21. JITTER TOLERANCE MEASUREMENTS ........................................................................................................................... 33
6.1.1 DS3/STS-1 JITTER TOLERANCE REQUIREMENTS:............................................................................................... 33
FIGURE 22. INPUT JITTER TOLERANCE FOR DS3/STS-1................................................................................................................ 34
6.1.2 E3 JITTER TOLERANCE REQUIREMENTS:............................................................................................................. 34
FIGURE 23. INPUT JITTER TOLERANCE FOR E3 .............................................................................................................................. 34
TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE) .................................................................. 35
6.2 JITTER TRANSFER - RECEIVER/TRANSMITTER: ...................................................................................... 35
TABLE 12: JITTER TRANSFER SPECIFICATIONS................................................................................................................................ 35
6.3 JITTER GENERATION: .................................................................................................................................. 35
6.4 JITTER ATTENUATOR: ................................................................................................................................. 35
TABLE 13: JITTER TRANSFER PASS MASKS .................................................................................................................................... 36
FIGURE 24. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE................................................................ 36
7.0 SERIAL HOST INTERFACE: ............................................................................................................... 37
TABLE 14: FUNCTIONS OF SHARED PINS ......................................................................................................................................... 37
TABLE 15: REGISTER MAP AND BIT NAMES .................................................................................................................................... 37
TABLE 16: REGISTER MAP DESCRIPTION ........................................................................................................................................ 38
TABLE 17: REGISTER MAP DESCRIPTION - GLOBAL......................................................................................................................... 42
8.0 DIAGNOSTIC FEATURES: ................................................................................................................. 44
8.1 PRBS GENERATOR AND DETECTOR: ........................................................................................................ 44
FIGURE 25. PRBS MODE ............................................................................................................................................................. 44
8.2 LOOPBACKS: ................................................................................................................................................ 44
8.2.1 ANALOG LOOPBACK:............................................................................................................................................... 44
FIGURE 26. ANALOG LOOPBACK..................................................................................................................................................... 45
8.2.2 DIGITAL LOOPBACK:................................................................................................................................................ 45
FIGURE 27. DIGITAL LOOPBACK...................................................................................................................................................... 45
8.2.3 REMOTE LOOPBACK:............................................................................................................................................... 46
FIGURE 28. REMOTE LOOPBACK .................................................................................................................................................... 46
8.3 TRANSMIT ALL ONES (TAOS): .................................................................................................................... 46
FIGURE 29. TRANSMIT ALL ONES (TAOS)...................................................................................................................................... 46
ORDERING INFORMATION ............................................................................................................................. 47
PACKAGE DIMENSIONS ................................................................................................ 47
REVISION HISTORY ...................................................................................................................................... 48
相關(guān)PDF資料
PDF描述
ISL26310FBZ-T IC ADC 12BIT SPI/SRL 125K 8SOIC
VI-B4X-IV-F2 CONVERTER MOD DC/DC 5.2V 150W
ISL26708IRTZ IC ADC 8BIT SAR 1MSPS 8-TDFN
ISL26708IRTZ-T IC ADC 8BIT SAR 1MSPS 8-TDFN
MS27484P16B26SA CONN PLUG 26POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75VL00IV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75VL00IVTR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00IVTR-F 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT79L71 制造商:EXAR 制造商全稱:EXAR 功能描述:1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC -
XRT79L71_07 制造商:EXAR 制造商全稱:EXAR 功能描述:1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*