- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > XRD9826ACUTR (Exar Corporation)IC 16B CCD/CIS SIG PROC 20SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | XRD9826ACUTR |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 19/33頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC 16B CCD/CIS SIG PROC 20SSOP |
| 產(chǎn)品變化通告： | Leaded UART, V&I Obsolescence 11/Apr/2011 |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 3 |
| 電壓 - 電源，模擬： | 3V，5V |
| 電壓 - 電源，數(shù)字： | 3V，5V |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)
XRD9826
26
Rev. 1.10
Mode 2. DC Coupled
Typical CCDs have outputs with black references.
Therefore, DC Coupled is not recommended for CCD
applications.
Offset Control DAC
The offset DAC is controlled by 8 bits. The offset range
is 800 mV ranging from -200 mV to +600 mV (when DB5
is set to 0) and -400 mV to +400 mV (when DB5 is set
to 1). Therefore, the resolution of the 8-Bit offset DAC
is 3.14 mV. However, the XRD9826 has +/- 100 mV
reserved for internal offsets. Therefore, the effective
range for adjusting for CIS offsets or black reference is
600 mV. The offset adjustment is used primarily to
correct for the difference between the black level of the
image sensor and the bottom ladder reference voltage
(VRB) of the ADC. By adjusting the black level to
correspond to VRB, the entire range of the ADC can be
used.
If the offset of the CIS output is greater than 500 mV an
external reference can be applied to VDCEXT. The
external reference can be used to adjust for large
offsets only when the internal mode is configured
through the serial port.
Since the offset DAC adjustment is done before the
gain stage, it is gain-dependent. For example, if the
gain needs to be changed between lines (red to blue,
etc.), the offset is calibrated before the signal passes
through the PGA.
PGA (Programmable Gain Amplifier) DAC
The gain of the input waveform is controlled by a 6-Bit
PGA. The PGA is used along with the offset DAC for
the purpose of using the entire range of the ADC. The
PGA has a linear gain from 1 to 10. Figure 19 is a plot
of the transfer curve for the PGA gain.
PGA GAIN TRANSFER CURVE
GAIN 1 - 10
1
2
3
4
5
6
7
8
9
10
0
1020
3040
50
60
CODE
GAIN
Figure 20. Transfer Curve for the 6-Bit PGA
After the signal is level shifted to correspond with the
bottom ladder reference voltage, the system can be
calibrated such that a white video pixel can represent
the top ladder reference voltage to the ADC. This allows
for a full scale conversion maximizing the resolution of
the ADC.
Analog to Digital Converter
The ADC is a 16-bit, 10 MSPS analog-to-digital con-
verter for high speed and high accuracy. The ADC uses
a subranging architecture to maintain low power con-
sumption at high conversion rates. The output of the
ADC is on an 8-bit databus. The 8-bit databus supports
8x8 output data. ADCCLK samples the input on its
falling edge. After the input is sampled, the MSB (8
upper bits) is latched to the output drivers. On the rising
edge of the ADCCLK, the LSB (8 lower bits) is latched
to the output drivers.
The output needs to be
demultiplexed with external circuitry or a digital ASIC.
There is an 8 clock cycle latency (Config 00, 11) or 6
pixel count latency (Config 01, 10) for the analog-to-
digital converter.
The V
RT and VRB reference voltages for the ADC are
generated internally, unless the external V
RT
is se-
lected. In the external V
RT mode, the VRT voltage is set
through the VREF+ pin. This allows the user to select
the dynamic range of the ADC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRD9827ACU | IC 12B CCD/CIS SIG PROC 20SSOP |
| XRD9836ACG | IC 16B CCD/CIS SIG PROC 48TSSOP |
| XRD98L23ACU | IC 8B CCD/CIS SIG PROC 20SSOP |
| XRD98L59AIGTR | IC CCD DIGITIZER 10BIT 28TSSOP |
| XRD98L61AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD9827 | 制造商:EXAR 制造商全稱:EXAR 功能描述:12-Bit Linear CIS/CCD Sensor Signal Processor with Serial Control |
| XRD9827ACD | 制造商:EXAR 制造商全稱:EXAR 功能描述:12-Bit Linear CIS/CCD Sensor Signal Processor with Serial Control |
| XRD9827ACD-F | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| XRD9827ACDTR-F | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| XRD9827ACU | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。