- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > XRD9816BCV-F (Exar Corporation)IC 16BIT CCD/CIS SIG PROC 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XRD9816BCV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 8/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 16BIT CCD/CIS SIG PROC 48TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 3 |
| 電壓 - 電源，模擬： | 4.5 V ~ 5.5 V |
| 電壓 - 電源，數(shù)字： | 3 V ~ 5.5 V |
| 封裝/外殼： | 48-TQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
XRD9814B/9816B
16
Rev. 1.00
VSAMP Timing
This allows the user to select one of two VSAMP timing
controls. Timing Option #2 allows the rising edge of
VSAMP to occur approximately one-half ADCCLK
earlier than Option #1. This does not affect internal
timing and is provided only to allow additional flexibility
in the external timing control. Timing Option #2 is
available only in the 3-channel mode of operation (See
timing diagrams Figure 3 and Figure 4).
Configuration Register #2
The bit assignment and definition for this register is
detailed in the Configuration Register #2 Definition
Table. A diagnostic read-back mode allows gain,
offset and configuration data to be output as the 8 or 10
MSBs on the digital output bus depending on the
selection of OUTSEL (see Reading Register Data
session for details). Additional bits are used to enable
a low-power stand-by state and manufacturing test
mode.
Digital Reset
Setting this bit to one resets all registers to all zeros.
Test Mode
This is a reserved bit for testing and must be set to 0
in all writes to Configuration Register #2.
Stand-By Mode
Setting this bit to one forces the circuit into a low-power
standby mode. Configuration, offset and gain registers
remain unchanged in stand-by mode. Pull OEB High
to set DB<15:0> to high impedance during stand-by
mode.
Read Back Mode
This is a special diagnostic mode which can aid in the
debugging of new system designs. Setting this bit to 1
allows all configuration, gain and offset register con-
tents to be output on the data output bus (explained
below).
Reading Register Data
In order to enter read-back mode, set configuration
register #2, PB0 to 1. Follow the write timing in Figures
17 and 18.
In order to read a specific register, shift in 3-bits of
register address data (MSB first), followed by 10
dummy data bits. In the case of reading back configu-
ration register #2, PB0 has to stay 1 and cannot be a
dummy.
In order to exit read-back mode perform a write to
configuration register 2, PB0=0.
(OUTSEL = 0) In read-back mode the A/D output is
bypassed and internal register data is output to the 10
most significant bits of the data output bus. The
remaining LSB bits should be ignored. Register data
will be valid after the load pin goes high.
(OUTSEL = 1) In nibble mode, the output bus is limited
to 8-bits. Therefore, in read-back mode, the 8 MSBs
are valid when ADCCLK is high, and the 2 LSBs are
valid when ADCCLK is low. Configuring and exiting the
read-back mode is done in the same manner of
OUTSEL = 0.
Important: The entire byte of register #2 is re-written when
exiting the readback mode. If any bits of configuration
register #2 were programmed prior to entering the read-
back mode, they must be re-programmed when exiting
read-back. See Figure 19 for read-back timing.
PGA Gain Settings
The gain for each color input is individually program-
mable from 1 to 10 in 1024 linear steps.
001 XXXXXXXXX1
010 XXXXXXXXXX
Cfig2
Red Gain
011 XXXXXXXXXX
Grn Gain
100 XXXXXXXXXX
Blu Gain
101 XXXXXXXXXX
Red Offset
110 XXXXXXXXXX
111 XXXXXXXXXX
001 XXXXXXXXXX
Cfig1
Blu Offset
Grn Offset
Address
Data
Register
Read-Back Registers and Address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRD9818ACGTR | IC 16B CCD/CIS SIG PROC 28TSSOP |
| XRD9824ACU | IC 14B CCD/CIS SIG PROC 20SSOP |
| XRD9825ACU | IC 16B CCD/CIS SIG PROC 20SSOP |
| XRD9826ACUTR | IC 16B CCD/CIS SIG PROC 20SSOP |
| XRD9827ACU | IC 12B CCD/CIS SIG PROC 20SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRD9816EVAL | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board for XRD9816BCV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD9818 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL 16-BIT LINEAR CCD/CIS SENSOR SIGNAL PROCESSOR |
| XRD9818ACG | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| XRD9818ACG-F | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| XRD9818ACGTR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。