REV. 1.0.1 DLD[5:4]: Sampling Rate Select These bits select the data sampl" />
參數(shù)資料
型號: XR16M781IB25-F
廠商: Exar Corporation
文件頁數(shù): 32/52頁
文件大?。?/td> 0K
描述: IC UART FIFO 64B 25BGA
標(biāo)準(zhǔn)包裝: 714
特點: *
通道數(shù): 1,UART
FIFO's: 64 字節(jié)
規(guī)程: RS232,RS422,RS485
電源電壓: 1.62 V ~ 3.63 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 25-WFBGA
供應(yīng)商設(shè)備封裝: 25-BGA(3x3)
包裝: 托盤
其它名稱: 1016-1462
XR16M781IB25-F-ND
XR16M781
38
1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
REV. 1.0.1
DLD[5:4]: Sampling Rate Select
These bits select the data sampling rate. By default, the data sampling rate is 16X. The maximum data rate will
double if the 8X mode is selected and will quadruple if the 4X mode is selected. See Table 14 below.
TABLE 14: SAMPLING RATE SELECT
SAMPLING RATE
0
16X
0
1
8X
1
X
4X
DLD[6]: Independent BRG enable
Logic 0 = The Transmitter and Receiver uses the same Baud Rate Generator. (default).
Logic 1 = The Transmitter and Receiver uses different Baud Rate Generators. Use DLD[7] for selecting
which baud rate generator to configure.
DLD[7]: BRG select
When DLD[6] = 1, this bit selects whether the values written to DLL, DLM and DLD[5:0] will be for the Transmit
Baud Rate Generator or the Receive Baud Rate Generator. When DLD[6] = 0 (same Baud Rate Generator
used for both TX and RX), this bit must be a logic 0 to properly write to the appropriate DLL, DLM and
DLD[5:0]. .
TABLE 15: BRG SELECT
0
Transmitter and Receiver uses same BRG.
Writing to DLL, DLM and DLD[5:0] configures the BRG for both the TX and RX.
0
1
Transmitter and Receiver uses different BRGs.
Writing to DLL, DLM and DLD[5:0] configures the BRG for TX.
1
Transmitter and Receiver uses different BRGs.
Writing to DLL, DLM and DLD[5:0] configures the BRG for RX.
1
0
Transmitter and Receiver uses same BRG.
Writing to DLL, DLM and DLD[5:0] has no effect on BRG used by the TX and RX.
4.14
Trigger Level Register (TRG) - Write-Only
User Programmable Transmit/Receive Trigger Level Register.
TRG[7:0]: Trigger Level Register
These bits are used to program desired trigger levels when trigger Table-D is selected. FCTR bit-7 selects
between programming the RX Trigger Level (a logic 0) and the TX Trigger Level (a logic 1).
4.15
RX/TX FIFO Level Count Register (FC) - Read-Only
This register replaces SPR (during a read) and is accessible when FCTR[6] = 1. This register is also
accessible when LCR = 0xBF. It is suggested to read the FIFO Level Count Register at the Scratchpad
Register location when FCTR bit-6 = 1. See Table 12.
DLD[5]
DLD[4]
DLD[7]
DLD[6]
BRG
相關(guān)PDF資料
PDF描述
MAX7312AAG+T IC I/O EXPANDER I2C 16B 24SSOP
XR16M890IL40-F IC UART I2C/SPI 128 BYTE 40QFN
XR20M1280IL32-F IC UART I2C/SPI 128 BYTE 32QFN
MAX7326ATG+T IC I/O EXPANDER I2C 16B 24TQFN
XR20M1280IL24-F IC UART I2C/SPI 128 BYTE 24QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR16M781IL24 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
XR16M781IL24-0C-EB 功能描述:界面開發(fā)工具 Eval Board for XR16M781IL24 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR16M781IL24-F 功能描述:UART 接口集成電路 1.62-3.63V; 64-Byte FIFO & VLIO; UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16M781IL32 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
XR16M781IL32-0C-EB 功能描述:界面開發(fā)工具 Eval Board for XR16M781IL32 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V