參數(shù)資料
型號: XCV405E-7BG560I
廠商: Xilinx Inc
文件頁數(shù): 73/118頁
文件大?。?/td> 0K
描述: IC FPGA 1.8V 560-MBGA
產(chǎn)品變化通告: FPGA Family Discontinuation 18/Apr/2011
標準包裝: 1
系列: Virtex®-E EM
LAB/CLB數(shù): 2400
邏輯元件/單元數(shù): 10800
RAM 位總計: 573440
輸入/輸出數(shù): 404
門數(shù): 129600
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 560-LBGA,金屬
供應商設備封裝: 560-MBGA(42.5x42.5)
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 3 of 4
2
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Recommended Operating Conditions
DC Characteristics Over Recommended Operating Conditions
Power-On Power Supply Requirements
Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual
current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal
power supply voltage of the device1 from 0 V. The fastest ramp rate is 0 V to nominal voltage in 2 ms and the slowest allowed
ramp rate is 0 V to nominal voltage in 50 ms. For more details on power supply requirements, see XAPP158
on
Symbol
Description
Min
Max
Units
VCCINT
Internal Supply voltage relative to GND, TJ = 0 °C to +85°C
Commercial
1.8 – 5%
1.8 + 5%
V
Internal Supply voltage relative to GND, TJ = –40°C to +100°C Industrial
1.8 – 5%
1.8 + 5%
V
VCCO
Supply voltage relative to GND, TJ = 0 °C to +85°C
Commercial
1.2
3.6
V
Supply voltage relative to GND, TJ = –40°C to +100°C
Industrial
1.2
3.6
V
TIN
Input signal transition time
250
ns
Symbol
Description(1)
Device
Min
Max
Units
VDRINT
Data Retention VCCINT Voltage
(below which configuration data might be lost)
All
1.5
V
VDRIO
Data Retention VCCO Voltage
(below which configuration data might be lost)
All
1.2
V
ICCINTQ
Quiescent VCCINT supply current1
XCV405E
400
mA
XCV812E
500
mA
ICCOQ
Quiescent VCCO supply current1
XCV405E
2
mA
XCV812E
2
mA
IL
Input or output leakage current
All
–10
+10
μA
CIN
Input capacitance (sample tested)
BGA, PQ, HQ, packages
All
8
pF
IRPU
Pad pull-up (when selected) @ Vin = 0 V, VCCO = 3.3 V (sample tested)
All
Note 2
0.25
mA
IRPD
Pad pull-down (when selected) @ Vin = 3.6 V (sample tested)
Note 2
0.25
mA
Notes:
1.
With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
2.
Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors
do not guarantee valid logic levels when input pins are connected to other circuits.
Product (Commercial Grade)
Description(2)
Current Requirement(3)
XCV50E - XCV600E
Minimum required current supply
500 mA
XCV812E - XCV2000E
Minimum required current supply
1 A
XCV2600E - XCV3200E
Minimum required current supply
1.2 A
Virtex-E Family, Industrial Grade
Minimum required current supply
2 A
Notes:
1.
Ramp rate used for this specification is from 0 - 1.8 V DC. Peak current occurs on or near the internal power-on reset threshold and
lasts for less than 3 ms.
2.
Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
3.
Larger currents might result if ramp rates are forced to be faster.
相關PDF資料
PDF描述
XC4VLX80-10FF1148I IC FPGA VIRTEX-4LX 1148FFBGA
XC4VLX80-11FFG1148C IC FPGA VIRTEX-4 LX 80K 1148FBGA
XC4VLX80-10FFG1148I IC FPGA VIRTEX-4 LX 80K 1148FBGA
XCV600E-8FG900C IC FPGA 1.8V C-TEMP 900-FBGA
XCV600E-7FG900I IC FPGA 1.8V I-TEMP 900-FBGA
相關代理商/技術參數(shù)
參數(shù)描述
XCV405E-7BG676C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-7BG676I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-7BG900C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-7BG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-7FG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays