- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375014 > XCR5128C (Xilinx, Inc.) 128 Macrocell CPLD with Enhanced Clocking PDF資料下載
參數(shù)資料
| 型號： | XCR5128C |
| 廠商： | Xilinx, Inc. |
| 英文描述： | 128 Macrocell CPLD with Enhanced Clocking |
| 中文描述： | 128個宏單元CPLD增強型時鐘 |
| 文件頁數(shù)： | 10/19頁 |
| 文件大?。?/td> | 281K |
| 代理商： | XCR5128C |
R
XCR5128C: 128 Macrocell CPLD with Enhanced Clocking
DS042 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
10
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
JTAG and ISP Interfacing
A number of industry-established methods exist for
JTAG/ISP interfacing with CPLD
’
s and other integrated cir-
cuits. The Xilinx XCR5128C supports the following meth-
ods:
PC parallel port
Workstation or PC serial port
Embedded processor
Automated test equipment
Third party programmers
High-End ISP Tools
For more details on JTAG and ISP for the XCR5128C, refer
to the related application note:
JTAG and ISP Overview for
Xilinx XPLA1 and XPLA2 CPLDs
.
Table 5: Low Level ISP Commands
Instruction
(Register Used)
Enable
(ISP Shift Register)
Erase
(ISP Shift Register)
Program
(ISP Shift Register)
Verify
(ISP Shift Register)
Instruction
Code
1001
Description
Enables the Erase, Program, and Verify commands.
1010
Erases the entire EEPROM array.
1011
Programs the data in the ISP Shift Register into the addressed EEPROM row.
1100
Transfers the data from the addressed row to the ISP Shift Register.
Table 6: Programming Specifications
Symbol
DC Parameters
V
CCP
I
CCP
V
IH
V
IL
V
SOL
V
SOH
TDO_I
OL
TDO_I
OH
AC Parameters
f
MAX
PWE
PWP
PWV
INIT
TMS_SU
TDI_SU
TMS_H
TDI_H
Parameter
Min.
Max.
Unit
V
CC
supply program/verify
I
CC
limit program/verify
Input voltage (High)
Input voltage (Low)
Output voltage (Low)
Output voltage (High)
Output current (Low)
Output current (High)
4.5
5.5
200
V
mA
V
V
V
V
mA
mA
2.0
0.8
0.5
2.4
12
-12
TCK maximum frequency
Pulse width erase
Pulse width program
Pulse width verify
Initialization time
TMS setup time before TCK
↑
TDI setup time before TCK
↑
TMS hold time after TCK
↑
TDI hold time after TCK
↑
TDO valid after TCK
↓
10
100
10
10
100
10
10
20
20
MHz
ms
ms
μ
s
μ
s
ns
ns
ns
ns
ns
TDO_CO
30
ds042.fm Page 10 Monday, October 9, 2000 8:26 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR5128C-10TQ128C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10TQ128I | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10VQ100C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10VQ100I | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128C | 128 Macrocell CPLD with Enhanced Clocking |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR5128C-10TQ128C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10TQ128I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10VQ100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-10VQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。