- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375014 > XCR5128C-10VQ100I (XILINX INC) 128 Macrocell CPLD with Enhanced Clocking PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR5128C-10VQ100I |
| 廠商： | XILINX INC |
| 元件分類： | PLD |
| 英文描述： | 128 Macrocell CPLD with Enhanced Clocking |
| 中文描述： | EE PLD, 10 ns, PQFP100 |
| 封裝： | PLASTIC, VQFP-100 |
| 文件頁數(shù)： | 2/19頁 |
| 文件大?。?/td> | 281K |
| 代理商： | XCR5128C-10VQ100I |
R
XCR5128C: 128 Macrocell CPLD with Enhanced Clocking
DS042 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
2
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
such as Data I/O, BP Microsystems, SMS, and others. The
XCR5128C also includes an industry-standard, IEEE
1149.1, JTAG interface through which In-System Program-
ming (ISP) and reprogramming of the device are sup-
ported.
XPLA Architecture
Figure 1
shows a high level block diagram of a 128 macro-
cell device implementing the XPLA architecture. The XPLA
architecture consists of logic blocks that are interconnected
by a Zero-power Interconnect Array (ZIA). The ZIA is a vir-
tual crosspoint switch. Each logic block is essentially a
36V16 device with 36 inputs from the ZIA and 16 macro-
cells. Each logic block also provides 32 ZIA feedback paths
from the macrocells and I/O pins.
From this point of view, this architecture looks like many
other CPLD architectures. What makes the CoolRunner
family unique is what is inside each logic block and the
design technique used to implement these logic blocks.
The contents of the logic block will be described next.
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC1
MC2
MC16
I/O
MC1
MC2
MC16
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC1
MC2
MC16
I/O
MC1
MC2
MC16
ZIA
LOGIC
BLOCK
LOGIC
BLOCK
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC1
MC2
MC16
I/O
MC1
MC2
MC16
LOGIC
BLOCK
LOGIC
BLOCK
I/O
36
16
16
36
16
16
MC1
MC2
MC16
I/O
MC1
MC2
MC16
SP00464
LOGIC
BLOCK
Figure 1: Xilinx XPLA CPLD Architecture
ds042.fm Page 2 Monday, October 9, 2000 8:26 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR5128C-12TQ128C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128I | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100I | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-15TQ128C | 128 Macrocell CPLD with Enhanced Clocking |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR5128C-12TQ128C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100I | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-15TQ128C | 制造商:XILINX 制造商全稱:XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。