- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375014 > XCR5128C-10VQ100C (XILINX INC) 128 Macrocell CPLD with Enhanced Clocking PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR5128C-10VQ100C |
| 廠(chǎng)商： | XILINX INC |
| 元件分類(lèi)： | PLD |
| 英文描述： | 128 Macrocell CPLD with Enhanced Clocking |
| 中文描述： | EE PLD, 10 ns, PQFP100 |
| 封裝： | PLASTIC, VQFP-100 |
| 文件頁(yè)數(shù)： | 12/19頁(yè) |
| 文件大?。?/td> | 281K |
| 代理商： | XCR5128C-10VQ100C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
R
XCR5128C: 128 Macrocell CPLD with Enhanced Clocking
DS042 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
12
This product has been discontinued. Please see
www.xilinx.com/partinfo/notify/pdn0007.htm
for details.
AC Electrical Characteristics
1
For Commercial Grade Devices
Commercial: 0
°
C
≤
T
AMB
≤
+70
°
C; 4.75V
≤
V
CC
≤
5.25V
Symbol
Parameter
7
10
12
Unit
Min.
2
Max.
7.5
Min.
2
Max.
10
Min.
2
Max.
12
t
PD_PAL
Propagation delay time, input (or feedback node) to output
through PAL
Propagation delay time, input (or feedback node) to output
through PAL & PLA
Clock to out (global synchronous clock from pin)
Setup time (from input or feedback node) through PAL
Setup time (from input or feedback node) through PAL + PLA
Hold time
Clock High time
Clock Low time
Input Rise time
Input Fall time
Maximum FF toggle rate
2
1/(t
CH
+ t
CL
)
Maximum internal frequency
2
1/(t
SUPAL
+ t
CF
)
Maximum external frequency
2
1/(t
SUPAL
+ t
CO
)
Output buffer delay time
t
PDF_PAL
Input (or feedback node) to internal feedback node delay time
through PAL
t
PDF_PLA
Input (or feedback node) to internal feedback node delay time
through PAL+PLA
t
CF
Clock to internal feedback node delay time
t
INIT
Delay from valid V
CC
to valid reset
t
ER
t
EA
t
RP
t
RR
Notes:
1. Specifications measured with one output switching. See
Figure 6
and
Table 6
for derating.
2. This parameter guaranteed by design and characterization, not by test.
3. Output C
L
= 5 pF.
ns
t
PD_PLA
3
9.5
3
12
3
14.5
ns
t
CO
t
SU_PAL
t
SU_PLA
t
H
t
CH
t
CL
t
R
t
F
f
MAX1
f
MAX2
f
MAX3
t
BUF
2
5.5
2
7
9
7
2
8
8
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
ns
ns
4.5
6.5
10.5
0
0
0
3
3
4
4
4
4
20
20
20
20
20
20
167
111
95
125
80
71
125
69
63
1.5
6
1.5
8.5
1.5
10.5
2
2
2
3
8
3
10.5
3
13
ns
4
5.5
50
12
12
12.5
12.5
6.5
50
15
15
15
15
ns
μ
s
ns
ns
ns
ns
50
9
9
11
11
Input to output disable
2, 3
Input to output valid
2
Input to register preset
2
Input to register reset
2
ds042.fm Page 12 Monday, October 9, 2000 8:26 PM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR5128C-10VQ100I | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128I | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100C | 128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100I | 128 Macrocell CPLD with Enhanced Clocking |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR5128C-10VQ100I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128C | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12TQ128I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100C | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
| XCR5128C-12VQ100I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:128 Macrocell CPLD with Enhanced Clocking |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。